Specification of Functional Test Modules and In-flight Calibration Routines for LET 10/11/02

This document describes Functional Test Modules for pre-launch testing of LET as well as in-flight calibration routines. These routines are designed to make use of the built-in test-capacitors in each ADC, a programmable 8-bit DAC, and the MISC processor in LET. In this document we outline the design of the routines, including the pulse levels and patterns, describe the nature of the output of the tests, estimate the accuracy of the results, and estimate the time required to carry out the tests. The design of these routines builds on earlier experience with pre-launch and in-flight calibration of instruments on ISEE-3, SAMPEX, and ACE.

1. Functional Test Modules:

The following three functional test modules should test essentially all routine operating modes of LET and provide valuable calibration data that should be reproducible from one run to the next. One can envision long and short versions of each of these if required.

- 1) ADC Calibration Calibrates all 54 ADCs at 32 specified DAC levels
- Logic Test Pulses detector combinations in a specified pattern with combinations of four DAC levels to test whether events are properly identified, sorted, and prioritized for telemetry
- 3) ADC Threshold Calibration Tests stability of discriminator and noise levels by pulsing selected levels and monitoring "singles" rate data

Descriptions of these tests follow:

1.1 ADC Calibration

This module is designed to calibrate all of the 54 ADCs in LET. It will provide calibration data that can be fit off-line to measure the gain, offset, and linearity of each ADC, based on a total of 32 input pulse levels. There are two versions of this routine: (A) In the Functional Test mode both gain stages of all 54 ADCs are sequentially pulsed at a rate of ~5/sec, providing event data that is used to calibrate the ADC response. (B) In the continuous "STIM" mode, run continuously in background, the pulse pattern is the same, but the pulse rate is only ~0.1 second and it takes 2.8 hours to cycle through all ADCs. This latter routine is designed to be run continuously in flight and on the ground. Here we consider the Full ADC Calibration (Functional Test Mode).

Assumptions:

- ADC Cal events will be tagged and probably given high priority
- Assume an 8-bit DAC, 4-bit test capacitor selection (3.3 to 49.5 pF), and a "divide by 20" attenuation function
- Span full dynamic range of ~10,000 with 32 pulse levels

- Pulse at rate (~5/sec) that allows all events to be telemetered
- Pulse detector combinations that minimize/isolate any cross-talk
- Make use of appropriate test-pulser, DAC, and attenuation-factor combinations to span dynamic range of all L1, L2, L3 channels
- Telemeter both high and low gain values when both available
- The same DAC levels are used for all channels could upload new list of values if needed.
- Pulse only one detector within a given PHASIC chip at a time
- Pulse A and B sides simultaneously
- Assume 32 DAC levels with pseudo-logarithmic spacing that spans the full dynamic range and adequately covers the extremes of all ADCs

Results:

Figures 1 and 2 show the pulse pattern and DAC levels that were assumed, along with the resulting energy levels in each ADC.

- With pulse rate of 5 per second it takes 14 minutes to cycle through all ADCs, giving eight pulses per ADC at each of 32 DAC levels.
- The 32 trial DAC levels result in 19 hi-gain and 25 lo-gain levels
- For expected noise levels (e.g., 30 keV for L1), uncertainty in the mean is nominally ~12 keV, much less than the channel width of 22 keV

1.2 Logic Test

The logic test is designed to trigger a full range of detector combinations with pulses that vary in amplitude in order to simulate particles with a range of nuclear masses and energy. In this case the LET telemetry data is monitored to see if the correct particle species are properly identified, prioritized, and selected for readout. The test is designed to be run at a rate that allows all events to be analyzed, but not all events will be read out because of telemetry limitations. The rate data should always produce reproducible results, hopefully it will also be the case that the same events are always telemetered.

Assumptions:

- Include events that trigger the A and B sides alone, as well as those that trigger both sides.
- Send separate pulses to L1A, L2A, L3A, L1B, L2B, and L3B, but do not send pulses to multiple detectors within the same PHASIC chip
- Attempt to design a test that can be executed in less than an hour at 100/sec this means less than 2¹⁹ combinations

Results:

• Four pulse height levels were selected for each detector, corresponding roughly to H, He, O, and Fe. There are 4³ possible combinations and when on-board

angle corrections are made, a whole range of valid and invalid species are produced.

- The entire test is done with the same test capacitor selection
- By using the same (but scrambled) control bits for both side A and B
 it was possible to limit the test to 18 control bits
- The complete test (A-side, B-side, And B together) takes 33 minutes a shorter version (A and B together) takes ~11 minutes
- Of the ~200,000 events pulsed, ~2/3 will give valid events, including all nominal detector combinations

The 18 control bits are listed below. For further detail, see Table 3.

A, B, or AB sides	2
L1 id	4
L2 id	4
L3id	2
L1 DAC level	2
L2 DAC level	2
L3 DAC level	<u>2</u> 18
Total	18

1.3 The ADC Threshold Test

There are 108 ADC thresholds in LET – two for each dual-gain ADC. They range in value from ~0.25 MeV to ~20 MeV. Taking into account the high-rate provisions, there are three nominal values for L2 and L3, and 4 for L1. This test is designed to monitor these levels and the associated detector noise levels. It does this by sequentially pulsing 256 DAC levels in a "ramp" fashion, and then counting how many pulses trigger each of the ADC thresholds by monitoring the rate data.

Assumptions:

- Best to do only one detector per chip at a time, but perhaps this does not matter since all pulse levels could be similar if ramped simultaneously
- Assume that all single detector rates due to noise and background are
 <1/minute (The test will last ~10 minutes or less)
- The test should be synchronized to start at the beginning of a 1-minute rate cycle

Results:

Table 4 lists the DAC levels, text capacitors, and resulting channel numbers that would be pulsed. The lowest energy to trigger the listed nominal thresholds are shown in bold. Note the following:

• It is possible to cover all low-gain and high-gain ADC thresholds with a dynamic range of 256.

- If pulse only one detector/chip at a time, and pulse each 16 times at each of 256 DAC levels, the test takes ~10 minutes to run
- The running time could be reduced substantially be pulsing more than one detector/chip at a time
- The precision achieved for the high-gain L1 and L2 thresholds is limited by the resolution of the DAC (.07 MeV).
- The high-gain precision could also be limited if there are also other noise or background triggers of several/minute or more
- The run time and L3 precision could be improved by changing test capacitors midway through the test – a minor complication

2.0 In-flight Live-time and ADC Calibration

The following routines are designed to be run continuously in-flight and on the ground to monitor ADC stability and instrument live-time performance.

2.1 ADC STIM Mode

This is an automated, continuous version of the ADC Calibration described above in Section 1.1. It completes a full test of all 54 ADCs (32 DAC levels) in 8 hours if the pulse rate is 0.1/sec.

The design is based on the following assumptions:

- STIM events will be tagged and possibly given high priority
- Assume an 8-bit DAC, 4-bit test capacitor selection (3.3 to 49.5 pF), and a "divide by 20" attenuation function
- Span full dynamic range of ~10,000 with 32 pulse levels
- Pulse at rate (=0.1/sec) that doesn't interfere with telemetry of real events
- Pulse detector combinations that minimize/isolate any cross-talk
- Evaluate precision as a function of pulse and background events rates
- Make use of appropriate test-pulser, DAC, and attenuation-factor combinations to span dynamic range of all L1, L2, L3 channels
- Telemeter both the high and low gain values when both available
- The same DAC levels are used for all channels could upload new list of values if needed.

Trial values:

- Consider pulse rate of 0.1 per second
- Assume 32 DAC levels with pseudo-logarithmic spacing that spans the full dynamic range and adequately covers the extremes of all ADCs
- Pulse only one detector within a given PHASIC chip at a time
- Pulse A and B sides simultaneously

Results:

 With pulse rate of 0.1 per second it takes 2.8 hours to cycle through all ADCs, giving two pulses per ADC at each of 32 DAC levels.

- In one day each L1 and L2 ADCs is pulsed 17 times at all 32 levels
- The 32 trial DAC levels result in 19 hi-gain and 25 lo-gain levels
- For expected noise levels (e.g., 25 keV for L1), uncertainty in the mean is nominally ~6 keV per day, much less than the channel width of 22 keV
- Lose <2% of particle data due to telemetry limitations
- Dead-time impact is negligible

2.2 In-Flight Livetime Calibration – Not yet complete

During periods of high count rates there will be dead-time caused by the time it takes to process valid events and to reject ADC triggers that do not satisfy the coincidence requirements. Although the nominal livetime for creating new events is measured and reported it appears useful to monitor the performance of this of the on-board lifetime determination by sending test events through the system to see what fraction of them are recorded under varying circumstances. To be effective, the livetime monitor must compete with valid events – it cannot be given higher priority. The results of the test are obtained by seeing what fraction of these stimulated events are read out over a given time period.

Approach:

- These events compete with normal rates for on-board analysis
- Either three or four pulse levels (H, He, C, Fe?)
- Include Range 2, Range 3, and penetrating events (Range 4) for completeness
- Calculate probability of readout vs background event rate
- Assume accuracy due to binomial stats (e.g., observe N of 100 expected)
- Evaluate precision as a function of pulse and background events rates
- Calculate loss of data due to these events using rundown lengths

Trial values:

- Consider pulse rates of 1 to 100 per second (see Figure 1)
- Consider background event rates of 1 to 10⁶
- Assume pulses that are at levels of H, He, C and Fe in the unpopulated region of pulse-height space beyond the End of Range (EOR) line.

Results:

- With pulse rate of ~1/second can achieve <2% precision in 15-minute samples for "background" trigger rates up to 10⁵/sec
- At 10⁴/sec background rate the precision is 0.5% for 15 minutes
- Lose 1.6% of data if there are 12 different monitors
 (3 high-gain, 1 low-gain for both Range 2 and Range 3)
- Precision for 1-hour rates will be twice as good as for 15-minute rates

				_	Н	_				-	_	_	$\perp \!\!\! \perp$	+	4	Ta	bl	e 1	l: 9	Stı	a۱	wn	na	n	De	ete	ect	or	Pι	ıls	ing	S	ec	Įuε	n	се	fc	or A	AD	C	C	ali	br	ati	or	1						Ц				4	4	4
	+			-		\exists		-			t	+	$^{+}$	$^{+}$	+	+	+	t	+				+	+	+	+	+	+	+		+	+		+	H	+	H	╁	H	H	H		H									Н	Н	Н			+	+
ADC	L	1a															L	2a										L	3a		L	1b															L2	b									L	.3b
Seq.	1			2			3			4	Т		5	5	Т			Т		Т	Т	Т	Т	Т	Т			Т			1			2	Г	Т	3			4			5															Т
<u>#</u>	1	2	3	1	2	3	1	2	3	1	2	2 3	1	1 2	2	3	1	2	3	4	5	6	7	<u> 8</u>	3 9	9 1	#	1		2	1	2	2 3	1	2	3	1	2	3	1	2	3	1	2	3		1	<u>2</u>	3	4	5	6	7	8	9	#	1	1 2
1	0							_								7	Х														C				Τ		Г			Г							X		_									
2		0									Т				T		Х								T			Т				C)		Т												х											\top
3			0								T		Т	T	T	\top		х		\top	†	\top		Т	Ť	\top		Т	\top	\top		\top	C		Т	Т		Т										х				П				\top		\top
4				0					П		T		т	T	T	\top	\top	х		\top	\top	\top	T	т	Ť	\top		Т		\top			\top	0	T	Т	Т	Т										х				П				\top	\top	\top
5					0						t			Ť	T				Х		T		T		Ť	†									0														Х									\top
6						0					t		†	Ť	7	\top		\top	Х		†	\top		\top	†	†		\top	\top	\top		†	\top	+	t	0													Х			П				\top		\top
7							0		Н		t	\top		†	7	\top	\top	+	$^{+}$	х		$^{+}$	†	$^{+}$	†	\top		$^{+}$	\top	\top		\top	\top	+	t	\top	0		\vdash			\vdash								х		П				\top	\top	+
8								0			t		†	Ť	7	\top		\top	\top	Х	_	\top		\top	†	†		\top	\top	\top		†	\top	+	t	\top		0												х		П				\top		\top
9						\neg			0		t		†	Ť	7	\top		\top	\top	†	х			\top	†	†		\top	\top	\top		†	\top	+	t	\top			0												х	П				\top		\top
10									Н	0		\top		†	7	\top	\top	+	$^{+}$	†	Х		†	$^{+}$	†	\top		$^{+}$	\top	\top		\top	\top	+	t	\top	\vdash	\top	\vdash	0		\vdash									х	П				\top	\top	+
11	\vdash									-	c	2	$^{+}$	+	7	\top		+	\top	\top	$^{+}$	Х		\top	$^{+}$	$^{+}$		\top				$^{+}$			t			т		Ė	0											х				\top		+
12	\vdash					\exists					۲	C	,	+	+	+	+	+	+		+	Х	_	+	$^{+}$	+		+				+	+		t							0									Н	х				\dashv		+
13	\vdash					\exists					t	+	(2	+	+	+	+	+		+	+	Х		$^{+}$	+		+				+	+		t							+	0								Н	-	х			\dashv		+
14	\vdash					\exists					t		+	_	0	+	+	+	+		+	+	X	_	$^{+}$	+		+				+	+		t								Ť	0							Н		Х			\dashv		+
15	\vdash										†		$^{+}$	+	-	0		+	\top	\top	$^{+}$	\top	†	Х		$^{+}$		\top				$^{+}$			t			т						Ť	0							Н	_	х		\top		+
16	Н					\neg					†		+	+	7	+								X	_	+		+							t										Ė							Н		х				+
17	o					\exists					t		$^{+}$	+	+	+	+	+	+		+	+			_	(+			C	,	+		t																Н	Н	Н	_	х	\dashv		+
18	+	0									†	+	$^{+}$	+	+	+	+	+	+	+	+	+	$^{+}$	+		· (+	+		+	Ť	C)	+	t	+		+	+			+	\vdash								Н	Н			X	\dashv	+	+
19	\vdash	+	0			\neg					+	+	+	$^{+}$	+	+	+	+	+	+	+	+	+	+	+	7	ĸ	+	+	+	+	+	C		H	+	Н	+	+			+	\vdash								Н	Н			_	х	+	+
20	\vdash			0		\neg					+	+	+	$^{+}$	+	+	+	+	+	+	+	+	+	+	+	_	K	+	+	+	+	+	Ť	0	H	+	Н	+	+			+	\vdash								Н	Н			_	X	+	+
21	\vdash			_	0	\exists					t		$^{+}$	+	+	+	+	+	+		+	+		+	$^{+}$	+		1				+	+	+	o																Н	Н					١.	1
22	\vdash				_	0					t		$^{+}$	+	+	+	+	+	+		+	+		+	$^{+}$	+		1				+	+		Ť	0															Н	Н				\dashv		1
23	\vdash					_	0				t		$^{+}$	+	+	+	+	+	+		+	+		+	$^{+}$	+			_	1		+	+		t	+	o														Н	Н				\dashv		1
24							_	0			t	+	$^{+}$	t	+	+	+	+	+	+	+	+	$^{+}$	+	$^{+}$	+	+	+	_	1		+	+	+	t	+	-	0	+			+	\vdash								Н	Н				\dashv	+	-
25	H		Н			\exists		Ť	0	H	$^{+}$	+	+	+	+	+	+	+	+	+		+		+	$^{+}$	+	+	1	_	+		+	+	+	t	+		Ť	0									Н			Н	Н			_	+	١.	1
26	\vdash		\vdash	-		\dashv		-		0		+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	1	_	\dashv	+	+	+	+	╁	+	Н	+	+	0	\vdash	+	\vdash		-	_		H			H	Н	\vdash	\vdash	\dashv	+		1
27	\vdash		\vdash	-		\dashv		-			C	,	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+-	_	1	+	+	+	+	╁	+	Н	+	+	+	0	+	\vdash		-	_		H			H	Н	\vdash	\vdash	\dashv	+	+	1
28	\vdash		\vdash	-		\dashv		-			۲	, C		+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	_	1	+	+	+	+	╁	+	Н	+	+	\vdash	+	0	\vdash		-	_		H			H	Н	\vdash	\vdash	-	+	+	-
29	\vdash		\vdash	-	\vdash	\dashv				\vdash	+	+	(,	+	+	+	+	+	+	+	+	+	+	+	+	+	1	_	-	+	+	+	+	\vdash	+	\vdash	+	+	\vdash	\vdash	+	0		-				_			Н	\dashv	\vdash	\dashv	+	١.	1
30	\vdash		\vdash	-		\dashv		-			+	+	+	_	0	+	+	+	+	+	+	+	+	+	+	+	+	1	_	+	+	+	+	+	╁	+	\vdash		+		\vdash	+	+	0				H			H	Н	\vdash	\dashv	\dashv	+	_	1
31	\vdash	\vdash	\vdash	-		\dashv		-		\vdash	+	+	+	+	_	0	+	+	+	+	+	+	+	+	+	+	+	+		1	+	+	+	+	\vdash	+	\vdash	+	+	\vdash	\vdash	\vdash	\vdash		0	-		H	_		\vdash	Н	\vdash	\vdash	\dashv	+	+	<u> </u>
32	\vdash	+	Н	-		\dashv		-		-	+	+	+	+	+	٠	+	+	+	+	+	+	+	+	+	+	-	-		1	\perp	+	+	-	-	-	-	-	-	-	-	-	-		۳	<u> </u>		\vdash			-	Н	-		-	+	+	-

Table 2: Pulse Pattern for LET ADC Calibration

Pulse	L1 Cap	L1	Divide	DAC	SignalSize	Hi-Gain	Lo-Gain	L2 Cap	L2	Divide	DAC	SignalSize	Hi-Gain	Lo-Gain	L2 Cap	L2	Divide	DAC	SignalSize	Hi-Gain
Number	Level	Test Cap	by 20	Level	MeV	Ch#	Ch#	Level	Test Cap	by 20	Level	MeV	Ch#	Ch#	Size	Test Cap	by 20	Level	MeV	Ch#
1	1	3.3	20	5	0.36	16	0	1	3.3	20	5	0.36	10	0	4	13.2	20	5	1.46	15
2	1	3.3	20	10	0.73	32	0	1	3.3	20	10	0.73	19	0	4	13.2	20	10	2.92	30
3	1	3.3	20	20	1.46	65	0	1	3.3	20	20	1.46	39	0	4	13.2	20	20	5.83	60
4	1	3.3	20	40	2.92	130	0	1	3.3	20	40	2.92	78	0	4	13.2	20	40	11.67	120
5	1	3.3	20	60	4.38	195	10	1	3.3	20	60	4.38	116	6	4	13.2	20	60	17.50	180
6	1	3.3	20	90	6.56	292	15	1	3.3	20	90	6.56	175	9	4	13.2	20	90	26.25	270
7	1	3.3	20	120	8.75	390	19	1	3.3	20	120	8.75	233	12	4	13.2	20	120	35.01	360
8	1	3.3	20	150	10.94	487	24	1	3.3	20	150	10.94	291	15	4	13.2	20	150	43.76	450
9	3	9.9	20	60	13.13	584	29	5	16.5	20	60	21.88	582	29	13	42.9	20	60	56.88	585
10	3	9.9	20	90	19.69	877	44	5	16.5	20	90	32.82	873	44	13	42.9	20	90	85.33	878
11	3	9.9	20	120	26.25	1169	58	5	16.5	20	120	43.76	1164	58	13	42.9	20	120	113.77	1171
12	3	9.9	20	140	30.63	1364	68	5	16.5	20	140	51.05	1358	68	13	42.9	20	140	132.73	1366
13	3	9.9	20	160	35.01	1559	78	5	16.5	20	160	58.34	1552	78	13	42.9	20	160	151.69	1561
14	3	9.9	20	180	39.38	1753	88	5	16.5	20	180	65.64	1746	88	13	42.9	20	180	170.65	1756
15	3	9.9	20	200	43.76	1948	97	5	16.5	20	200	72.93	1940	97	13	42.9	20	200	189.61	1951
16	3	9.9	20	220	48.13	0	107	5	16.5	20	220	80.22	0	107	13	42.9	20	220	208.58	0
17	1 1	3.3	1	5	7.29	325	16	1 1	3.3	1 1	5	7.29	194	10	4	13.2	1 1	5	29.17	300
18	•	3.3	1 1	10	14.59	649	32	1	3.3	1	10	14.59	388	19	4	13.2	•	10	58.34	600
19	1	3.3	-	20	29.17	1299	65	1	3.3	-	20	29.17	776	39	4 4	13.2	1	20	116.69	1201
20	1	3.3	1 1	40	58.34	0 0	130	1	3.3 3.3	1 1	40	58.34 87.51	1552	78 117	4	13.2	1	40 60	233.37 350.06	0 0
21	1	3.3	1	60	87.51		195	1		1	60		0		4	13.2	1			0
22 23	1	3.3 3.3	1	90 120	131.27 175.03	0 0	292 390	1	3.3 3.3	1	90 120	131.27 175.03	0	175 234	4	13.2 13.2	1	90 120	525.09 700.12	0
23 24	1	3.3	1	150	218.79	0	487	1	3.3	1	150	218.79	0	234 292	4	13.2	1	150	875.14	0
25	3	9.9	1	60	262.54	0	584	5	16.5	1	60	438	0	584	13	42.9	1	60	1138	0
26	3	9.9	1	90	393.82	0	877	5	16.5	1	90	656	0	876	13	42.9	1	90	1707	0
27	3	9.9	1	120	525.09	0	1169	5	16.5	1	120	875	0	1168	13	42.9	1	120	2275	0
28	3	9.9	1	140	612.60	0	1364	5	16.5	1	140	1021	0	1363	13	42.9	1	140	2655	0
29	3	9.9	1	160	700.12	0	1559	5	16.5	1	160	1167	0	1558	13	42.9	1	160	3034	0
30	3	9.9	1	180	787.63	0	1753	5	16.5	1	180	1313	0	1753	13	42.9	1	180	3413	0
31	3	9.9	1	200	875.14	0	1948	5	16.5	1	200	1459	0	1947	13	42.9	1	200	3792	0
32	3	9.9	1	220	962.66	0	0	5	16.5	1	220	1604	0	0	13	42.9	1	220	4172	0
02	Ü	0.0	•		002.00	ŭ	Ü	ŭ	. 0.0	•			· ·	ŭ		.2.0	•			ŭ
Nominal I	Dynamic F	Range Data	<u>a</u>						Function	al	Ground		8 pulses		Continuous	Flight				
			Hi-Gain			Lo-Gain	Full		Test Mod	le	Pulse	Fraction	Full		Flight	Pulse	Fraction	Full	# Full	
	Hi-Gain	Hi-Gain	Dynami	Lo-Gain	Lo-Gain	Dynamic	Dynamic				Period	of PHA	Cal		Mode	Period	of PHA	Cal(2)	Cals	
Detector		FullScale	Range	Thresh	FullScale	Range	Range				(sec)	Data	(min)			(sec)	Data	(Hr)	per day	
L1	0.20	46	230	1.8 - 4	920	500	8000				0.2	0.909	13.7			10	0.018	2.8	16.9	
L2	0.25	77	308	3.1 - 4.8	1534	500	5111				0.5	0.364	34.1			30	0.006	8.5		
L3	1	199	199	8. to 20.	3989	500	9973				1	0.182	68.3			60	0.003	17.1		

⁽¹⁾ Assume 100 bits/event

⁽²⁾ Includes two pulses per detector per DAC level
There are 32 detector combinations and
Each detector actually pulsed once per 1

2 2 3 3

none none

Table 3: Logic Test

		Time in minutes at a given rate																								
Control	1	D Bi	ts				Side	Bits			D	OAC Bit	s (4 le	vels o	f each)		Total	Total puls			10	30	100	300	1000	Rate
Bits=>		4		4	2		2					2	2	2	•		18	196608	1092	2	328	109	33	11	3	Minutes
		L1	1	2	L3		0	1	2	2 3	3	L1	L2	L3		-	Bits	,					Assume this			
			<u>B</u> /	<u> </u>	<u> A</u>	<u>B</u>	Α	В			ip	DAC	DAC	DAC												
None		<u>A</u> 0	15									1	1	1				Tests bot	h rate ar	nd e	vent data					
L1A	1	1	14				Use	these	9			4	4	4				Approxim	ately 70	% o	f these pa	atterns result	in an event			
	2	2	13				to de	ecide				64	64	64									a coincidence?			
	3	3	12				if do	ing				256	256	256												
L2A	1	4	11					one o	or																	
	2	5	10					sides			Т	This give	s 64 p	oulse h	eight combii	nations	for L1L	2L3								
	3	6	9												tht combinat											
L3A	1	7	8										•		•		•									
	2	8	7																		7	Γentative Er	nergy Levels for	DAC Bits		
	3	9	6																				3,			
L4A	1	10	5																			Detector	DAC Level	MeV		
	2	11	4																			L1	1	0.5		
	3	12	3																				4	2		
L5A	1	13	2																				64	32		
	2	14	1																				256	128		
	3	15	0									-	Tentat	tive Or	der for Cha	anging	Bits					L2	1	0.75		
L2	1			0 1	15							(from I	sb to n	nsb)								4	3		
	2			1 1	14																		64	48		
	3			2 1	13							(DAC	Bits									256	192		
	4			3 1	12							2	2 Side	Bits								L3	1	1.5		
	5			4 1	11								10 ID E	Bits									4	6		
	6			5 1	10																		64	96		
	7			6	9																		256	384		
	8			7	8																					
	9			8	7																					
	10			9	6																					
none				10	5																					
none					4																					
none					3																					
none				13	2																					
none					1																					
none				15	0																					
-	1				0	0																				

Table 4: Pulse Pattern for LET ADC Threshold Calibration

RAM