STEREO IMPACT

PROBLEM REPORT PR-7004 SEPT-Accident 2004-05-04

PR Numbers: 1xxx=UCB, 2xxx=Caltech/JPL, 3xxx=UMd, 4xxx=GSFC/SEP, 5xxx=GSFC/Mag, 6xxx=CFSR, 7xxx=Kiel, 8xxx=FSTEC, 9xxx=MPAe

6xxx=CESR, 7xx	xx=Kiel, 8xxx=ESTEC, 9xxx=MPAe				
Assembly: IMPACT SEPT-NS FM2		SubAssembly: Electronics Box			
Component/Part Number: FPGA		Serial Number: A201 SN4			
Originator: Reinhold Mueller-Mellin		Organization: U. Kiel			
Phone: +49-431-	880-227	Email: mueller-me	ellin@physik.uni-kiel.de		
Failure Occurred	During (Check one $$)				
√ Functional test	☐ Qualification test	☐ S/C Integration	☐ Launch operations		
Environment when	n failure occurred:				
√ Ambient	☐ Vibration	□ Shock	☐ Acoustic		
\square Thermal	□ Vacuum	☐ Thermal-Vacuum	□ EMI/EMC		
	Problem D				
	EPT-NS FM2 was located on the				
connected via a 4 m long harness to its EGSE on a table nearby. The harness was fixed with tape to the					
clean bench near the SEPT-NS. The EGSE was connected to mains supply and switched on, but all SEPT-					
NS power supply rails were turned off. During repair work on a vacuum system nearby in the clean room					
not related to SEPT, the EGSE accidentally fell off the table to the floor, hitting a mains power cord (240 V, 50 Hz) of a dust particle counter on the clean bench. The power cord was cut through by the edge of the					
	k erupted before the mains fuse				
	nvolved. After the accident, SF				
	ith all detectors alive and no cl				
	ne current on the 2.6 V rail whi				
	fore the accident, it was 64 mA				
	Analyses Performed	to Determine Cause	e		
The damaged EGSE wa	as checked electrically with no	malfunctions observable	. The SEPT-NS electronics		
box was returned to ESTEC and opened to check whether some capacitors which could have been					
candidates for this failure mode (increased current) were affected. All related components were found					
inconspicuous. An engineer from ACTEL, visiting ESTEC for other reasons, was contacted and			vas contacted and confirmed		
that this is a known fail	ure mode when the FPGA is st				
Corrective Action/ Resolution					
√ Rework	T	☐ Use As Is	□ Scrap		
	was performed and only the Ac				
	LDC 0202 5, T25JS001 S/N 54				
2E). A new FPGA RT54SX32S-CQ208B LDC 0202 5, T25JS001 S/N 5471 using the 4.37 software					
version was soldered into the board – now the Spare Board. Note that the FPGA was not soldered more than once before, because the change in FPGA programming was done on FM1 while FM2 was directly					
	program version. The analogue				
	B-A1-2A and AB-A1-2B) from B-A1-2E and AB-A1-1G), shall				
	01-SN2 (see PR-7005). The "ol				
	l until EMC (Oct 2004) where				
(Reference: PR-7005).					
•					
Date Action Taker	1: August 31, 2004 Retest	Results: Spare boards to	ested OK in FM2 SEPT-NS		
Corrective Action Required on other Units √ Serial Number(s): A195/201 SN5 (Flight Spare)					
	-	* *			

STEREO IMPACT

PROBLEM REPORT PR-7004 SEPT-Accident 2004-05-04

Closure Approvals				
Subsystem Lead: IMPACT Project Manager: IMPACT QA: NASA IMPACT Instrument Manager:	Reinhold Mueller-Mellin	Date: 09-SEP-04 Date: D		