STEREO IMPACT SEP LVPS Top FM1

PROBLEM REPORT PR-1005 2004-04-27

PR Numbers: 1xxx=UCB, 2xxx=Caltech/JPL, 3xxx 6xxx=CESR, 7xxx=Keil, 8xxx=ESTEC, 9xxx=MPA	
Assembly: SEP LVPS	SubAssembly: Top Board
Component/Part Number: SEP_Top_F001	Serial Number: FM1
Originator: Selda Heavner	Organization: U.C. Berkeley
Phone : 510-643-8640	Email: selda@ssl.berkeley.edu
Failure Occurred During (Check one √) v Functional test Qualification test	S/C Integration Launch operations
Environment when failure occurred:	
v Ambient Vibration	Shock Acoustic
Thermal Vacuum	Thermal-Vacuum EMI/EMC
n _w .1.1	Description
	Description did not produce output voltages 2.5V and 3.4V. Each
During first power-on of the SEP LVPS Top Board did not produce output voltages 2.5V and 3.4V. Each voltage is generated from a separate LTC1877 regulator.	
Analyses Performed to Determine Cause	
The SYNC signal of LTC1877 should not receive any negative voltages. The Schottky Diode 1N5711-1 does not prevent negative voltages. When the SYNC signal pin goes negative the LTC1877 turns off. This is a design problem, not a layout issue.	
Rework v Repair Use As Is Scrap	
 Remove D79 Remove R69 Remove C99 Install a 2N2222A transistor as shown in Figure 1. Connect the collector (Pin3) of Qnew1 to the cathode pad of D79 Connect the emitter (Pin1) of Qnew1 to the anode pad of D79 Connect a 2.49KΩ (Rnew2) resistor to the base of Qnew1 and to C99 (RNC50H2491DS) Connect a 4.99KΩ (Rnew1) resistor from C91A (5.1V side) to SYNC of U19 (Figure 2 and 3) (RNC50H4991DS) Use shrink tubing where the leads are exposed. During staking process stake, Qnew1, Rnew1, Rnew2 and the Rnew2 feed-through hole. Update the schematics with the changes made to the design. See attached photos of the post-repair and pre-coat, pre-stake photos. The transistor was deadbugged, shrink tubed and staked at the wires. A lash splice was used to make the repair. The schematics wer e updated and the fix was applied to FM2. Board level and then system level LVPS testing was successful. Date Action Taken: 2004-4-23 Retest Results: Success Corrective Action Required/Performed on other Units v Serial Number(s): FM2 	
Closure Approvals	
Closure	Thhrotan
Subsystem Lead:	Date:
IMPACT Project Manager:	Date
IMPACT QA:	Date:
NASA IMPACT Instrument Manager:	Date:




Figure 1: SEP LVPS Top board Schematic

STEREO IMPACT SEP LVPS Top FM1

PROBLEM REPORT PR-1005 SEP LVPS Top FM1 2004-04-27




Figure 2: SEP LVPS Top Board Proposed Solution for PR-1005 (view from bottom)

Note: Soldering and wires shown in the figure are for information only. Proper wire and soldering technique will be used.

STEREO IMPACT

PROBLEM REPORT PR-1005 SEP LVPS Top FM1 2004-04-27





Figure 3: SEP LVPS Top Board Proposed Solution for PR-1005 (view from top)

Note: Soldering and wires shown in the figure are for information only. Proper wire and soldering technique will be used.

STEREO IMPACT

PROBLEM REPORT PR-1005 SEP LVPS Top FM1 2004-04-27

SEP LVPS Board Top View – Post repair, pre-coat, pre-stake photos.




SEP TOP FROM TOP VIEW

STEREO IMPACT SEP LVPS Top FM1

PROBLEM REPORT PR-1005 SEP LVPS Top FM1 2004-04-27

SEP LVPS Top Board – Bottom View (post repair, pre-coat, pre-stake)



TOP BOARD FROM BOTTOM VIEW