

8XC196KC/8XC196KD User's Manual





8X196KC/KD USER'S MANUAL

1992

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel products:

376™	i750®	MAPNET™
Above™	i860™	Matched™
ActionMedia®	i960®	MCS®
BITBUS™	Intel287™	Media Mail™
Code Builder™	Intel386™	NetPort™
DeskWare™	Intel387™	NetSentry™
Digital Studio™	Intel486™	OpenNET™
DVI®	Intel487™	OverDrive™
EtherExpress™	Intel®	Paragon™
ETOX™	intel inside.™	ProSolver™
ExCA™	Intellec®	RapidCAD™
Exchange and Go™	iPSC®	READY-LAN™
FaxBACK™	iRMX®	Reference Point®
FlashFile™	iSBC®	RMX/80™
Grand Challenge™	iSBX™	RxServer™
i®	iWARP™	SatisFAXtion®
ICE™	LANDesk™	SnapIn 386™
iLBX™	LANPrint®	Storage Broker™
Inboard™	LANProtect™	SugarCube™
i287™	LANSelect®	The Computer Inside.™
i386™	LANShell®	TokenExpress™
i387™	LANsight™	Visual Edge™
i486™	LANSpace®	WYPIWYF®
i487™	LANSpool®	

MDS is an ordering code only and is not used as a product name or trademark. MDS is a registered trademark of Mohawk Data Sciences Corporation.

CHMOS and HMOS are patented processes of Intel Corp.

Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation
Literature Sales
P.O. Box 7641
Mt. Prospect, IL 60056-7641

TABLE OF CONTENTS

CHAPTER 1

GUIDE TO THIS MANUAL

	Page
1.1. MANUAL CONTENTS	1-1
1.2. NOTATIONAL CONVENTIONS AND TERMINOLOGY	1-3
1.3. RELATED DOCUMENTS	1-5
1.3.1. Software Literature	1-5
1.3.2. Hardware Literature	1-5
1.3.3. Individual Data Sheets	1-5
1.3.4. Application Notes	1-6
1.3.5. Related Software	1-6

CHAPTER 2

INTRODUCTION TO THE 8XC196KC/KD

2.1. COMPARISON OF THE 8XC196KC AND 8XC196KD	2-2
2.2. 8XC196KC/KD CORE	2-2
2.2.1. CPU Control	2-3
2.2.2. Register File	2-3
2.2.3. Register Arithmetic-Logic Unit (RALU)	2-3
2.2.3.1. CODE EXECUTION	2-4
2.2.4. Memory Controller	2-5
2.2.5. Interrupt Controller	2-5
2.3. INTERNAL TIMING	2-6
2.4. INTERNAL PERIPHERALS	2-6
2.4.1. Standard I/O Ports	2-6
2.4.2. Serial I/O Port	2-7
2.4.3. The High-Speed Input/Output (HSIO) Unit	2-7
2.4.3.1. TIMER 1 AND TIMER 2	2-7
2.4.3.2. HIGH-SPEED INPUT (HSI)	2-7
2.4.3.3. HIGH-SPEED OUTPUT (HSO)	2-7
2.4.4. Analog-to-Digital Converter	2-8
2.4.5. Pulse Width Modulator (PWM)	2-8
2.4.6. Watchdog Timer	2-8
2.5. SPECIAL OPERATING MODES	2-8
2.5.1. Reducing Power Consumption	2-8
2.5.2. Testing the Printed Circuit Board	2-9
2.5.3. Programming the 8XC196KC/KD	2-9
2.6. INTRODUCTION TO THE 8XC196KC/KD SOFTWARE	2-9
2.6.1. Overview of the MCS®-96 Instruction Set	2-9
2.6.2. Additions to the MCS®-96 Instruction Set	2-10
2.6.3. Instruction Set Differences	2-11
2.6.4. Software Standards and Conventions	2-12
2.6.4.1. USING REGISTERS	2-12
2.6.4.2. ADDRESSING 32-BIT OPERANDS	2-12
2.6.4.3. LINKING SUBROUTINES	2-13
2.6.5. Software Protection Features and Guidelines	2-14

CHAPTER 3

DATA TYPES AND ADDRESSES

	Page
3.1. OPERAND TYPES	3-1
3.1.1. BIT Operand.....	3-2
3.1.2. BYTE Operand	3-2
3.1.3. SHORT-INTEGER Operand	3-2
3.1.4. WORD Operand	3-3
3.1.5. INTEGER Operand.....	3-3
3.1.6. DOUBLE-WORD Operand.....	3-3
3.1.7. LONG-INTEGER Operand.....	3-4
3.2. ADDRESSING MODES	3-4
3.2.1. Register-Direct Addressing	3-5
3.2.2. Indirect Addressing	3-5
3.2.3. Indirect with Auto-Increment Addressing	3-5
3.2.4. Immediate Addressing	3-6
3.2.5. Short-Indexed Addressing	3-6
3.2.6. Long-Indexed Addressing	3-7
3.2.7. Zero Register Addressing	3-7
3.2.8. Stack Pointer Register Addressing.....	3-8
3.3. ASSEMBLY LANGUAGE ADDRESSING MODE SELECTIONS	3-8
3.3.1. Direct Addressing	3-8
3.3.2. Indexed Addressing	3-8

CHAPTER 4

MEMORY PARTITIONS

4.1. EXTERNAL MEMORY PARTITIONS	4-2
4.2. PORTS 3 AND 4	4-2
4.3. PROGRAM AND SPECIAL-PURPOSE MEMORY	4-3
4.3.1. Selecting Internal or External Memory Mapping	4-3
4.3.2. Program Memory.....	4-3
4.3.3. Special-Purpose Memory.....	4-3
4.3.3.1. RESERVED MEMORY LOCATIONS	4-4
4.3.3.2. INTERRUPT VECTORS	4-4
4.3.3.3. SECURITY KEY	4-5
4.3.3.4. CHIP CONFIGURATION BYTE	4-5
4.4. REGISTER FILE	4-6
4.4.1. General-Purpose Register RAM.....	4-7
4.4.2. Stack Pointer (SP)	4-7
4.4.2.1. INITIALIZING THE STACK POINTER.....	4-8
4.4.3. Special Function Registers	4-8
4.5. HORIZONTAL WINDOWING.....	4-8
4.5.1. Selecting an HWindow.....	4-9
4.5.2. HWindow 0.....	4-10
4.5.3. HWindow 1	4-10
4.5.4. HWindow 15.....	4-11
4.6. VERTICAL WINDOWING	4-12
4.6.1. Selecting a VWindow.....	4-12
4.6.2. Vertical Windowing and Addressing Modes	4-13

CHAPTER 5

INTERRUPTS

	Page
5.1. INTERRUPT PROCESSING.....	5-1
5.1.1. Interrupt Controller	5-1
5.1.2. Peripheral Transaction Server (PTS).....	5-1
5.2. INTERRUPT PRIORITIES	5-4
5.2.1. Modifying Interrupt Priorities	5-4
5.3. INTERRUPT TIMING.....	5-7
5.3.1. Interrupt Latency	5-8
5.3.2. Calculating Latency	5-8
5.3.2.1. STANDARD INTERRUPT LATENCY	5-8
5.3.2.2. PTS INTERRUPT LATENCY.....	5-9
5.4. SPECIAL INTERRUPTS	5-9
5.4.1. Unimplemented Opcode	5-10
5.4.2. Software Trap.....	5-10
5.4.3. NMI	5-10
5.5. PROGRAMMING THE INTERRUPTS.....	5-10
5.5.1. Selecting Either PTS or Standard Interrupt Service	5-10
5.5.2. Enabling PTS Interrupts.....	5-11
5.5.3. Enabling Standard Interrupts	5-11
5.5.4. Selecting Interrupt Sources.....	5-13
5.5.5. Interrupt Mask Registers.....	5-14
5.5.6. Interrupt Pending Registers	5-14
5.6. PTS CONTROL BLOCKS	5-15
5.6.1. PTSCOUNT Register.....	5-15
5.6.1.1. END-OF-PTS INTERRUPTS.....	5-15
5.6.2. PTSCON Register	5-16
5.7. SINGLE TRANSFER MODE	5-18
5.7.1. Single Transfer Mode Example	5-18
5.8. BLOCK TRANSFER MODE	5-19
5.8.1. Block Transfer Mode Example	5-19
5.9. A/D SCAN MODE.....	5-20
5.9.1. PTS Cycles in A/D Scan Mode.....	5-21
5.9.2. A/D Scan Mode Example 1	5-22
5.9.3. A/D Scan Mode Example 2.....	5-23
5.10. HSI MODE	5-24
5.10.1. HSI Mode Example.....	5-25
5.11. HSO MODE.....	5-25
5.11.1. HSO Mode Example	5-26

CHAPTER 6

I/O PORTS

6.1. FUNCTIONAL OVERVIEW.....	6-1
6.1.1. Input Port Pins.....	6-2
6.1.2. Output Port Pins.....	6-3
6.1.3. Quasi-Bidirectional Port Pins.....	6-4
6.1.4. Open-Drain Bidirectional Port Pins.....	6-6
6.2. PROGRAMMING THE I/O PORTS	6-6
6.2.1. Port Input	6-8
6.2.1.1. PORT 0 CONSIDERATIONS	6-8
6.2.2. Port Output.....	6-9

	Page
6.2.3. Port 3 and Port 4 Access	6-10
6.2.3.1. PORT 3 AND PORT 4 CONSIDERATIONS	6-11
6.3. HARDWARE CONNECTION HINTS FOR QBD PORTS	6-13

CHAPTER 7 SERIAL I/O PORT

7.1. MODE 0	7-2
7.2. ASYNCHRONOUS MODES	7-3
7.2.1. Mode 1	7-4
7.2.2. Mode 2	7-4
7.2.3. Mode 3	7-5
7.2.4. Mode 2 and 3 Timings	7-5
7.2.5. Multiprocessor Communications	7-5
7.3. PROGRAMMING THE SERIAL PORT	7-6
7.3.1. Selecting the Communications Mode and Enabling Parity	7-6
7.3.2. Configuring TXD and RXD	7-7
7.3.3. Enabling the Serial Port Interrupts	7-8
7.3.4. Programming the Baud Rate and Clock Source	7-9
7.4. SERIAL PORT STATUS	7-10

CHAPTER 8 HIGH SPEED INPUT/OUTPUT UNIT

8.1. TIMERS	8-2
8.1.1. Timer 1 Functional Overview	8-2
8.1.2. Timer 2 Functional Overview	8-2
8.1.3. Programming the Timer 2 Module	8-2
8.1.3.1. SELECTING THE CLOCK SOURCE	8-4
8.1.3.2. SETTING THE COUNT DIRECTION	8-4
8.1.3.3. SELECTING TIMER 2 RESET	8-5
8.1.4. Using the External Timer 2 Inputs	8-6
8.1.4.1. SYNCHRONIZATION	8-6
8.1.4.2. ASSERTING T2RST, T2CLK, AND T2CAPTURE SIMULTANEOUSLY	8-6
8.1.4.2.1. Normal Increment Mode	8-7
8.1.4.2.2. Fast Increment Mode	8-7
8.1.5. Timer Interrupts	8-8
8.1.5.1. TIMER OVERFLOW INTERRUPT	8-8
8.1.5.2. TIMER 2 OVERFLOW INTERRUPT	8-8
8.1.5.3. TIMER 2 CAPTURE INTERRUPT	8-8
8.1.6. Timer Precautions	8-9
8.2. HIGH-SPEED INPUT MODULE	8-10
8.2.1. HSI Event Timing Considerations	8-10
8.2.2. Reading the Event Data	8-12
8.2.3. Programming the HSI Module	8-12
8.2.3.1. DEFINING AN HSI EVENT	8-13
8.2.3.2. ENABLING HSI INTERRUPTS	8-14
8.2.3.3. ENABLING AND DISABLING THE HSI PINS	8-15
8.2.3.4. ASSIGNING ADDITIONAL FUNCTIONS TO HSI PINS	8-15
8.3. HIGH-SPEED OUTPUT MODULE	8-17
8.3.1. HSO Functional Overview	8-17
8.3.2. Programming the HSO Module	8-18

	Page
8.3.2.1. PROGRAMMING HSO EVENTS	8-19
8.3.2.2. ENABLING THE HSO INTERRUPTS	8-21
8.3.2.3. LOCKING CAM ENTRIES	8-22
8.3.2.4. CLEARING THE CAM FILE	8-22
8.3.2.5. CANCELING AN EVENT	8-22
8.3.2.6. ENABLING THE HSO.4 AND HSO.5 PINS	8-23
8.3.2.7. USING HSO.0–HSO.6 AS OUTPUT PINS	8-23
8.3.3. Using the HSO Module to Generate PWM Outputs	8-23
8.3.4. HSO Output Timing	8-24
 CHAPTER 9	
ANALOG TO DIGITAL CONVERTER	
9.1. A/D FUNCTIONAL OVERVIEW	9-1
9.2. PROGRAMMING THE A/D CONVERTER	9-2
9.2.1. Selecting the A/D Sample and Convert Times	9-3
9.2.2. Programming the IOC2 Register	9-4
9.2.3. Programming the AD_COMMAND Register	9-5
9.3. READING THE CONVERSION RESULTS	9-7
9.4. INTERFACING WITH THE A/D CONVERTER	9-8
9.4.1. Analog Ground and Reference	9-10
9.4.2. Using Mixed Analog and Digital Inputs	9-10
9.5. TRANSFER FUNCTION AND A/D ERROR SOURCES	9-10
 CHAPTER 10	
PULSE WIDTH MODULATOR	
10.1. PWM FUNCTIONAL OVERVIEW	10-2
10.2. PROGRAMMING THE PWM DUTY CYCLE	10-3
10.3. ENABLING THE PWM OUTPUTS	10-4
10.4. GENERATING ANALOG OUTPUTS	10-4
 CHAPTER 11	
MINIMUM HARDWARE CONSIDERATIONS	
11.1. MINIMUM CONNECTIONS	11-1
11.1.1. Port Connections	11-1
11.2. POWER AND GROUND PINS	11-1
11.2.1. Noise Protection Tips	11-3
11.3. CLOCK SOURCES	11-4
11.3.1. On-Chip Oscillator	11-4
11.3.1.1. Using Crystal Oscillators	11-4
11.3.1.2. Using Ceramic Resonators	11-5
11.3.2. Using an External Clock Signal	11-6
11.4. RESETTING THE 8XC196KC/KD	11-7
11.4.1. Pulling the RESET# Pin Low	11-8
11.4.1.1. EXTERNAL RESET CIRCUITS	11-9
11.4.2. Issuing the Reset (RST) Instruction	11-9
11.4.3. Issuing an Illegal IDLPD Key Operand	11-10
11.4.4. Enabling the Watchdog Timer	11-10

CHAPTER 12

SPECIAL OPERATING MODES

	Page
12.1. IDLE MODE	12-1
12.1.1. Entering Idle Mode	12-1
12.1.2. Exiting Idle Mode	12-1
12.2. POWERDOWN MODE	12-2
12.2.1. Disabling Powerdown Mode	12-3
12.2.2. Entering Powerdown Mode	12-3
12.2.3. Exiting Powerdown Mode	12-4
12.2.3.1. DRIVING V_{PP} LOW	12-4
12.2.3.2. ASSERTING RESET#	12-4
12.2.3.3. ASSERTING EXTINT	12-4
12.2.3.3.1. Selecting R1 and C1	12-6
12.3. ONCE MODE	12-7
12.3.1. Entering ONCE Mode	12-7
12.3.2. Exiting ONCE Mode	12-7
12.4. ENTERING RESERVED TEST MODES	12-7

CHAPTER 13

INTERFACING WITH EXTERNAL MEMORY

13.1. EXTERNAL MEMORY INTERFACE SIGNALS	13-1
13.2. CHIP CONFIGURATION REGISTER	13-3
13.3. BUS WIDTH AND MEMORY CONFIGURATIONS	13-4
13.3.1. Timing Requirements for BUSWIDTH	13-5
13.3.2. 16-Bit Bus Width	13-6
13.3.2.1. 16-BIT READ CYCLES	13-6
13.3.2.2. 16-BIT WRITE CYCLES	13-7
13.3.3. 8-Bit Bus Width	13-8
13.3.3.1. 8-BIT BUS READ CYCLES	13-9
13.3.3.2. 8-BIT BUS WRITE CYCLES	13-9
13.4. READY CONTROL	13-9
13.4.1. Timing Requirements for READY	13-10
13.5. BUS-HOLD PROTOCOL	13-11
13.5.1. Enabling the Bus-Hold Protocol	13-12
13.5.2. Disabling the Bus-Hold Protocol	13-12
13.5.3. Hold Latency	13-13
13.5.4. Regaining Bus Control	13-13
13.6. BUS-CONTROL MODES	13-13
13.6.1. Standard Bus-Control Mode	13-14
13.6.2. Write Strobe Mode	13-16
13.6.3. Address Valid Strobe Mode	13-17
13.6.4. Address Valid with Write Strobe Mode	13-19
13.7. SYSTEM BUS AC TIMING SPECIFICATIONS	13-21
13.7.1. Explanation of AC Symbols	13-22

CHAPTER 14

PROGRAMMING THE NONVOLATILE MEMORY

14.1. SPECIFICATIONS	14-1
14.2. PROGRAMMING MODES	14-1
14.2.1. Programming Mode Selection	14-2
14.3. PROGRAMMING MODE PINS	14-3
14.4. MEMORY MAP	14-4

	Page
14.5. POWER-UP AND POWER-DOWN SEQUENCES.....	14-6
14.5.1. Power-Up Sequence.....	14-6
14.5.2. Power-Down Sequence	14-6
14.6. MEMORY PROTECTION	14-7
14.6.1. CCR Security-Lock Bits	14-7
14.6.1.1. PCCB PROGRAMMING MODE.....	14-10
14.6.2. UPROM Security Bits	14-11
14.6.2.1. UPROM PROGRAMMING MODE	14-13
14.6.3. Security Key	14-13
14.6.3.1. PROGRAMMING THE SECURITY KEY	14-14
14.7. MODIFIED QUICK-PULSE ALGORITHM.....	14-15
14.8. SIGNATURE WORD	14-15
14.9. AUTO PROGRAMMING MODE.....	14-17
14.9.1. Auto Programming Circuit.....	14-17
14.9.2. Verify the Security Key in Auto Programming Mode	14-19
14.9.3. Auto Programming Mode Algorithm	14-19
14.9.4. Calculating the Programming Pulse Width.....	14-21
14.10. SLAVE PROGRAMMING MODE	14-22
14.10.1. Slave Programming Circuit.....	14-22
14.10.2. Verify the Security Key in Slave Programming Mode	14-25
14.10.3. Slave Programming Mode Algorithm	14-26
14.10.4. Program Word and Dump Word Commands	14-30
14.11. ROM-DUMP MODE.....	14-32
14.12. RUN-TIME PROGRAMMING MODE	14-33

APPENDIX A 8XC196KC/KD INSTRUCTION SET REFERENCE

APPENDIX B 8XC196KC/KD SIGNAL DESCRIPTIONS

APPENDIX C 8XC196KC/KD REGISTERS

GLOSSARY

INDEX

Figures

Figure	Title	Page
2-1.	8XC196KC/KD Block Diagram	2-1
2-2.	Block Diagram of the 8XC196KC/KD Core	2-2
2-3.	Internal Clock Phases	2-6
4-1.	Top-Level Memory Map	4-1
4-2.	8XC196KC/KD Special-Purpose Memory Map	4-4
4-3.	Register File Memory Map	4-6
4-4.	Horizontal Windowing	4-9
4-5.	HWindow 0 and HWindow 1	4-10
4-6.	HWindow 15	4-11
4-7.	Vertical Windowing	4-12
4-8.	Window Select Register Bit Settings	4-13
5-1.	8XC196KC/KD Flow Diagram for PTS and Standard Interrupts	5-2
5-2.	PTS Cycle Flow Diagram	5-3
5-3.	Standard Interrupt Response Time	5-9
5-4.	PTS Interrupt Response Time	5-9
5-5.	Interrupt Sources	5-13
5-6.	PTS Control Blocks	5-15
5-7.	PTSCON (Single and Block Transfer Modes)	5-17
5-8.	PTSCON (A/D Scan, HSI, and HSO Modes)	5-17
6-1.	Input Port Pin	6-2
6-2.	Output Port Pin	6-3
6-3.	Quasi-Bidirectional Port Pins	6-4
6-4.	Quasi-Bidirectional Input Transfer Characteristic	6-5
6-5.	Open-Drain Bidirectional Port Pin	6-6
6-6.	I/O Port SFR	6-7
6-7.	Ports 3 and 4 Reconstruction	6-12
7-1.	Typical Shift Register Circuit for Mode 0	7-2
7-2.	Mode 0 Timing	7-3
7-3.	Serial Port Frames for Mode 1	7-4
7-4.	Serial Port Frames in Mode 2 and 3	7-5
7-5.	SP_CON Register	7-7
7-6.	SP_STAT Register	7-10
8-1.	HSIO Block Diagram	8-1
8-2.	Timer 2 Control Logic	8-5
8-3.	HSI Block Diagram	8-10
8-4.	Skipped Timer Values	8-11
8-5.	HSI Event Options	8-13
8-6.	HSI_MODE Register	8-13
8-7.	HSI Input Options	8-16
8-8.	HSO Block Diagram	8-17
8-9.	HSO_COMMAND Register	8-19
8-10.	Example PWM Waveforms	8-25
9-1.	A/D Converter Block Diagram	9-1
9-2.	AD_TIME Register	9-4
9-3.	The IOC2 Register	9-5

Figure	Title	Page
9-4.	The AD_COMMAND Register.....	9-5
9-5.	The AD_RESULT Register	9-7
9-6.	Idealized A/D Sampling Circuitry.....	9-8
9-7.	Suggested A/D Input Circuit.....	9-9
9-8.	Ideal A/D Conversion Characteristics.....	9-12
9-9.	Actual and Ideal A/D Conversion Characteristics.....	9-13
9-10.	Terminal-Based A/D Conversion Characteristics	9-15
10-1.	PWM Block Diagram	10-1
10-2.	PWM Output Waveforms.....	10-2
10-3.	D/A Buffer Block Diagram.....	10-4
10-4.	PWM to Analog Conversion Circuitry	10-5
11-1.	8XC196KC/KD Minimum Hardware Connections	11-2
11-2.	Power and Return Connections	11-3
11-3.	On-Chip Oscillator Circuit	11-4
11-4.	External Crystal Connections.....	11-5
11-5.	External Clock Connections	11-6
11-6.	External Clock Drive Waveforms	11-6
11-7.	Reset Timing Sequence	11-7
11-8.	Reset Pin Internal Circuit.....	11-8
11-9.	Minimum Reset Circuit	11-9
11-10.	Example System Reset Circuit.....	11-10
12-1.	Simplified Powerdown Circuit.....	12-2
12-2.	Power-Up and Power-Down Sequence	12-5
12-3.	V _{PP} External RC Circuit	12-5
12-4.	Typical V _{PP} Voltage While Exiting Powerdown	12-6
13-1.	Chip Configuration Register.....	13-3
13-2.	Bus Width Options.....	13-5
13-3.	BUSWIDTH Timing Diagram.....	13-6
13-4.	Idealized Bus Timings for 16-Bit External Bus.....	13-7
13-5.	Idealized Bus Timings for 8-Bit External Bus.....	13-8
13-6.	READY Timing Diagram	13-10
13-7.	HOLD#, HLDA# Timings.....	13-11
13-8.	Standard Bus Control	13-14
13-9.	Decoding WRL# and WRH#	13-14
13-10.	8-Bit System with EPROM and RAM	13-15
13-11.	16-Bit System with Dynamic Bus Width	13-16
13-12.	Write Strobe Mode	13-16
13-13.	16-Bit System with Single-Byte Writes to RAM.....	13-17
13-14.	Address Valid Strobe Mode	13-18
13-15.	Comparison of ALE and ADV# Bus Cycles	13-18
13-16.	8-Bit System with EPROM.....	13-19
13-17.	16-Bit System with EPROM.....	13-20
13-18.	Timings of Address Valid with Write Strobe Mode	13-20
13-19.	16-Bit System with RAM.....	13-21
13-20.	System Bus Timing	13-22
14-1.	Programming-Mode Pin Functions.....	14-4
14-2.	8XC196KC/KD Special-Purpose Memory Map.....	14-5
14-3.	Chip Configuration Register.....	14-8

Figure	Title	Page
14-4.	Chip Configuration Byte.....	14-8
14-5.	PCCB and UPROM Programming Mode Circuit.....	14-11
14-6.	UPROM Special Function Register (USFR).....	14-12
14-7.	Programming Algorithm.....	14-16
14-8.	Auto Programming Mode Circuit.....	14-19
14-9.	Auto Programming Mode Algorithm.....	14-20
14-10.	Programming Pulse Width Register.....	14-21
14-11.	Slave Programming Circuit.....	14-24
14-12.	Security-Key Verification Subroutine.....	14-25
14-13.	Address/Command Decoder Flow.....	14-27
14-14.	Program Word Routine.....	14-28
14-15.	Dump Word Routine.....	14-29
14-16.	Program Word Waveform.....	14-31
14-17.	Dump Word Waveform.....	14-31
14-18.	Run-Time Programming Code Example.....	14-33

Tables

Table	Title	Page
2-1.	8XC196KC and 8XC196KD Comparisons.....	2-2
3-1.	Operand Type Definitions.....	3-2
4-1.	8XC196KC/KD Top-Level Memory Addresses.....	4-2
4-2.	8XC196KC/KD Special-Purpose Memory Addresses.....	4-5
4-3.	8XC196KC/KD Register File Memory Addresses.....	4-7
4-4.	HWindow Selections.....	4-9
5-1.	8XC196KC/KD Interrupt Vector Sources, Locations, and Priorities.....	5-5
5-2.	8XC196KC/KD Minimum Interrupt Pulse Width and Sample Clock Phase	5-7
5-3.	Instructions that Inhibit Interrupts.....	5-7
5-4.	Interrupt and PTS Control and Status Registers.....	5-11
5-5.	Standard Interrupt Sources, Vectors, and Register Bits.....	5-12
5-6.	PTS Mode Select.....	5-16
5-7.	PTSCON Bits 0–4 (Single and Block Transfer Modes).....	5-16
5-8.	PTSCON Bit 3 (A/D Scan, HSI, and HSO Modes).....	5-17
5-9.	Single Transfer Mode PTSCB.....	5-18
5-10.	Block Transfer Mode PTSCB.....	5-19
5-11.	A/D Scan Mode Command/Data Table.....	5-20
5-12.	Command/Data (Example 1).....	5-22
5-13.	A/D Scan Mode PTSCB (Example 1).....	5-23
5-14.	A/D Scan Mode PTSCB (Example 2).....	5-23
5-15.	Command/Data(Example 2).....	5-23
5-16.	HSI Mode PTS Table.....	5-24
5-17.	HSI Mode PTSCB.....	5-25
5-18.	HSO Mode PTS Table.....	5-25
5-19.	HSO Mode PTSCB.....	5-26
6-1.	Port Pin Functions.....	6-2
6-2.	Summary of Port Read/Write Operation.....	6-7
7-1.	Serial Port Control and Status Registers.....	7-6

Table	Title	Page
7-2.	Mode Selections.....	7-7
7-3.	Serial Port Signals.....	7-7
7-4.	Serial Port Interrupt Registers.....	7-8
7-5.	BAUD_RATE Values when Using XTAL1 at 16 MHz.....	7-9
8-1.	Timer 2 Control and Status Registers.....	8-3
8-2.	Timer 2 Control Bits and Pins.....	8-3
8-3.	HSI Control and Status Registers.....	8-12
8-4.	Transition Mode Encoding.....	8-13
8-5.	HSI Interrupts.....	8-14
8-6.	Additional Functions for HSI Pins.....	8-15
8-7.	HSO Control and Status Registers.....	8-18
8-8.	CMD_TAG Encoding.....	8-19
8-9.	HSO_COMMAND Register Bit Descriptions.....	8-20
9-1.	A/D Control and Status Registers.....	9-3
10-1.	PWM Output Frequencies.....	10-3
10-2.	PWM Output Alternate Functions.....	10-4
12-1.	Internal Powerdown Signals.....	12-3
13-1.	External Memory Interface Signals.....	13-1
13-2.	Wait State Control.....	13-9
13-3.	Maximum Hold Latency.....	13-13
13-4.	Bus-Control Mode.....	13-13
13-5.	AC Timing Definitions.....	13-23
14-1.	PMODE Description and Values.....	14-2
14-2.	Programming-Mode Pin-Function Description.....	14-3
14-3.	8XC196KC/KD Special-Purpose Memory Addresses.....	14-5
14-4.	Protection Options.....	14-9
14-5.	PCCB and UPROM Programming Mode Pin Functions.....	14-10
14-6.	UPROM Programming Memory Map.....	14-12
14-7.	Signature Word and Voltage Levels.....	14-15
14-8.	Auto Programming Memory Map.....	14-17
14-9.	Auto Programming Mode Pin Function.....	14-18
14-10.	Slave Programming Mode Pin Function.....	14-23
14-11.	Timing Mnemonics.....	14-30
14-12.	ROM-Dump Mode Memory Map.....	14-32
14-13.	Bank Switching Mechanism.....	14-32
A-1.	Operand Variables.....	A-2
A-2.	Instruction Set.....	A-3
A-3.	PSW Flag Abbreviations.....	A-25
A-4.	PSW Flag Setting Symbols.....	A-25
A-5.	Effects of Instructions on PSW Flag Settings.....	A-26
A-6.	Effect of PSW Flags or Specified Bits on Conditional Jump Instructions.....	A-27
A-7.	8XC196KC/KD Instruction Opcodes.....	A-28
A-8.	8XC196KC/KD Opcode Map (Left Half).....	A-32
A-8.	8XC196KC/KD Opcode Map (Right Half).....	A-33
A-9.	Instruction Lengths and Hexadecimal Opcodes.....	A-34
A-10.	8XC196KC/KD Instruction Execution Times (in State Times).....	A-40
A-11.	8XC196KC/KD PTS Cycle Execution Times.....	A-47
B-1.	Description of Columns of Table B-2.....	B-1

Table	Title	Page
B-2.	Signal Descriptions.....	B-1
B-3.	Pin Reset Status	B-9
B-4.	Pin Status Descriptions.....	B-10
B-5.	8XC196KC/KD 68-Lead PLCC Package Pin Assignments.....	B-11
B-6.	8XC196KC/KD 80-Lead QFP Package Pin Assignments.....	B-12
C-1.	Modules and Related Registers	C-1
C-2.	Special Function Register (SFR) HWindows	C-2
C-3.	SFR Name, Address, and Reset Status	C-4
C-4.	8XC196KC/KD Interrupt Vector Sources, Locations, and Priorities.....	C-6
C-5.	8XC196KC/KD Interrupt Sources, Vectors, and Register Bits.....	C-7