

---

# *Index*

---



# INDEX

## #

#, defined, 1-3

## A

A/D Conversion Complete interrupt, 5-21, 9-6, 9-7

A/D converter, 2-8, 9-1–9-15

80C196KB-compatible mode, 9-3

actual characteristic, 9-12

and Port 0 reads, 6-9, 9-10

block diagram, 9-1

calculating external error, 9-8

calculating result, 9-10

calculating sample and convert times, 9-4

characteristics, 9-10–9-15

convert time, 9-3, 9-4

errors, 9-10–9-14

hardware considerations, 9-8–9-10

ideal characteristic, 9-11–9-13

interfacing with, 9-8–9-10

interrupts, 9-7

overview, 9-1–9-2

programming, 9-2–9-6

programming AD\_COMMAND, 9-5–9-6

programming IOC2, 9-4–9-5

reading results, 9-7

reducing external error, 9-9

sample time, 9-3, 9-4

selecting 10-bit conversions, 9-5

selecting 8-bit conversions, 9-5

selecting channel number, 9-5

selecting convert time, 9-3

selecting sample time, 9-3

SFRs, 9-3, C-1

starting immediately, 9-6

starting with HSO or PTS, 9-6

terminal-based characteristic, 9-15

transfer function, 9-10–9-15

A/D Scan mode, *See* PTS

Accumulator, RALU, 2-4

ACH0–7, B-1

AD\_COMMAND, 5-20, 9-1, 9-3, 9-5, C-1, C-2, C-4, C-8, C-11, C-60

programming for A/D conversions, 9-5

AD\_RESULT, 5-20, 5-21, 9-1, 9-3, 9-7, C-1, C-2, C-4, C-9, C-10, C-60, C-61

AD\_TIME, 9-1, 9-3, 9-4, C-1, C-2, C-4, C-11, C-12, C-37

AD0–15, B-2

AD0–AD7, 13-1

AD8–AD15, 13-1

ADD instruction, A-3, A-26, A-28, A-29, A-32, A-34, A-40

ADDB instruction, A-3, A-26, A-28, A-29, A-32, A-34, A-40

ADDC instruction, A-3, A-26, A-30, A-32, A-34, A-40

ADDCB instruction, A-3, A-26, A-30, A-32, A-34, A-40

Address/data bus, 2-5, 4-2, 6-11, 6-12, 6-13, 11-1, 13-1, 13-4, 13-6, 13-11

AC timing specifications, 13-21–13-24

Addressing modes, 3-4–3-8, A-2

ADV#, 13-1, B-2

AINC#, 14-3, 14-23, B-2

ALE, 13-1, B-2

Analog outputs, generating, *See* D/A converter

Analog-to-digital converter, *See* A/D converter

AND instruction, A-3, A-26, A-28, A-29, A-32, A-35, A-41

ANDB instruction, A-3, A-4, A-26, A-28, A-29, A-32, A-35, A-41

ANGND, B-2

Architecture

applications, 2-1

block diagram, 2-1

core, 2-2–2-5

device comparison, 2-2

overview, 2-1

Arithmetic instructions, A-34, A-35, A-40, A-41

Assert, defined, 1-3

Auto programming mode, 14-17–14-21  
    algorithm, 14-20  
    circuit, 14-17–14-19  
    entering, 14-19  
    memory map, 14-17  
    pin functions, 14-18  
    security key programming, 14-14  
    security key verification, 14-19

## B

Baud rate, 7-9  
    calculating, 7-9  
BAUD\_RATE, 7-6, 7-9, C-1, C-3, C-4, C-13,  
    C-14  
BAUD\_VALUE, 7-9, C-13, C-14  
BHE#, 13-2, B-3  
Bidirectional ports, *See Ports*  
BIT, defined, 3-2  
Bit-test instructions  
    and bus-hold protocol, 13-12  
    and IOS1, 8-8, 8-21  
    and IOS2, 8-21  
    and SP\_STAT, 7-1, 7-10  
Block instructions, A-38, A-45  
Block Transfer mode, *See PTS*  
BMOV instruction, 2-10, A-4, A-26, A-30,  
    A-32, A-38, A-45  
BMOVI instruction, 2-10, A-4, A-26, A-30,  
    A-33, A-38, A-45  
BR (Indirect) instruction, A-4, A-26, A-31,  
    A-36, A-43  
BREQ#, 13-2, B-3  
Bus contention, during CCB fetch, 13-4, 13-13  
Bus controller, 2-5, 13-9, 14-7, 14-9, 14-12  
    16-bit read cycles, 13-6  
    16-bit write cycles, 13-7  
    8-bit read cycles, 13-9  
    8-bit write cycles, 13-9  
Bus-control modes, 13-13–13-21  
    address valid strobe, 13-17–13-21  
    address valid with write strobe, 13-19  
    standard, 13-14–13-16  
    write strobe, 13-16–13-17

Bus-control pins  
    and Idle mode, 12-1  
    and Powerdown mode, 12-2  
Bus-control signals, 13-11, 13-13, 13-14  
Bus-hold protocol, 13-11–13-13  
    and code execution, 13-13  
    and interrupts, 13-13  
    disabling, 13-12  
    enabling, 13-12  
    regaining bus control, 13-13  
Bus-hold signals, 13-11, 13-12  
    timing, 13-11  
Bus-width, 13-4, 13-5  
    16-bit, 13-6, 13-14  
    8-bit, 13-4, 13-8, 13-15, 13-16  
    during CCB fetch, 13-4  
    dynamic 16-bit/8-bit, 13-4, 13-15  
    selecting, 13-4, 13-5  
BUSWIDTH, 13-2, 13-4, 13-5, 13-15, 14-18,  
    B-3  
    timing requirements, 13-5–13-6  
BYTE, defined, 3-2

## C

Call instructions, A-37, A-43  
CAM, *See HSO CAM*  
Carry (C) flag, 2-10, A-3, A-5, A-9, A-10,  
    A-11, A-17, A-18, A-19, A-20, A-21, A-22,  
    A-23, A-25, A-26, A-27, C-53  
CCB, 4-5, 11-7, 12-3, 13-4, 14-7, 14-8, C-15  
    and memory protection, 14-9  
    security-lock bits, 14-14, 14-19, 14-25  
CCR, 4-5, 11-7, 12-3, 13-3–13-4, 13-9, 13-13,  
    14-8, C-1, C-15, C-16  
    default configuration, 13-4  
    security-lock bits, 14-7–14-9  
Central Processing Unit, *See CPU*  
Chip Configuration Byte, *See CCB, PCCB*  
Clear, defined, 1-4

CLKOUT, 2-6, B-3  
 and BUSWIDTH, 13-5  
 and HOLD#, 13-11  
 and HSI pins, 8-11  
 and HSO pins, 8-24  
 and Idle mode, 12-1  
 and interrupts, 5-7, 5-10  
 and port pins, 6-3, 6-5  
 and RESET#, 11-7  
 and T2CAPTURE, 8-6  
 and T2CLK, 8-6  
 and T2UP-DN, 8-6  
 disabling, C-39  
 Clock generator, 2-6, 11-6, 11-7  
 Clock phases, internal, 2-6  
 Clock sources, 11-4  
 Clock, external, 11-6  
 CLR instruction, A-4, A-26, A-28, A-32,  
 A-39, A-46  
 CLRB instruction, A-5, A-26, A-28, A-32,  
 A-39, A-46  
 CLRC instruction, A-5, A-26, A-31, A-33,  
 A-38, A-45  
 CLRVT instruction, A-5, A-26, A-31, A-33,  
 A-38, A-45  
 CMP instruction, A-5, A-26, A-29, A-33,  
 A-34, A-40  
 CMPB instruction, A-5, A-26, A-29, A-33,  
 A-34, A-40  
 CMPL instruction, 2-10, A-5, A-26, A-30,  
 A-32, A-39, A-46, C-90  
 Code execution, 2-4, 2-5  
 Conditional jump instructions, A-27, A-37,  
 A-44  
 Content-addressable memory (CAM) file, *See*  
*HSO CAM*  
 Core, *See Architecture*  
 CPU, 2-1, 2-2, 2-3, 2-8  
 CPVER, 14-3, 14-23, B-3

## D

D/A converter, 10-4, 10-5  
 Data fetch, disabling external, 14-11  
 Data instructions, A-36, A-42  
 Data sheets, 1-5

Data types, 2-9, 3-1-3-4  
 addressing restrictions, 3-2  
 converting between, 2-10  
 defined, 3-2  
 signed and unsigned, 2-10, 3-2  
 values permitted, 3-2  
 Deassert, defined, 1-3  
 DEC instruction, A-5, A-26, A-28, A-32,  
 A-39, A-46  
 DECB instruction, A-5, A-26, A-28, A-32,  
 A-39, A-46  
 DED, 14-11, 14-12, 14-32, C-84  
 DEI, 14-11, 14-12, C-84  
 Device  
 address/data bus timing, 13-24  
 clock sources, 11-4  
 comparison, 2-2, 4-1, 4-12  
 external reset circuits, 11-9  
 minimum hardware configuration, 11-1,  
 11-2  
 naming conventions, 1-3  
 package pin assignments, B-11, B-12  
 pin reset status, B-9-B-10  
 power and ground pins, 11-1, 11-3  
 programming, 2-9, 14-1-14-33  
 programming voltages, 14-15  
 reset, 11-8, 11-9, 11-10, 13-13  
 security, 14-7-14-14  
 SFR reset status, C-4-C-5  
 signal descriptions, B-1-B-8  
 signature word, 14-15  
 type, 14-15  
 DI instruction, 5-11, A-5, A-26, A-31, A-33,  
 A-38, A-45, C-52, C-53, C-56  
 and inhibiting interrupts, 5-7  
 Digital-to-analog converter, *See D/A converter*  
 Direct addressing, 3-8  
 DIV instruction, A-6, A-26, A-31, A-35, A-41  
 DIVB instruction, A-6, A-26, A-31, A-35,  
 A-41  
 DIVU instruction, A-6, A-26, A-29, A-33,  
 A-35, A-41  
 DIVUB instruction, A-6, A-26, A-29, A-30,  
 A-33, A-35, A-41

DJNZ instruction, A-7, A-26, A-27, A-31, A-32, A-37, A-44  
 DJNZW instruction, 2-11, A-7, A-26, A-27, A-31, A-32, A-37, A-44  
 Documents, related, 1-5-1-6  
 DOUBLE-WORD, defined, 3-3  
 DPTS instruction, 2-11, 5-11, A-7, A-26, A-31, A-33, A-38, A-46, C-52, C-53, C-56, C-66  
 Dump-word routine, 14-22  
   timing, 14-31

## E

EA#, 13-2, 14-2, 14-3, 14-6, B-4  
   and CPU-only devices, 4-3  
   and memory mapping, 4-3  
 EE opcode, and unimplemented opcode interrupt, A-31  
 EI instruction, 5-11, A-7, A-26, A-31, A-33, A-38, A-45, C-52, C-53  
   and inhibiting interrupts, 5-7  
 EPTS instruction, 2-11, 5-11, A-7, A-26, A-31, A-33, A-38, A-46, C-52, C-53, C-56, C-66  
 EXT instruction, A-7, A-26, A-28, A-32, A-39, A-46  
 EXTB instruction, A-8, A-26, A-28, A-32, A-39, A-46  
 EXTINT, B-1, B-4  
   and Powerdown mode, 12-3, 12-4-12-7  
 EXTINT interrupt, 5-7  
 EXTINT1 interrupt, 5-7

## F

Failure analysis  
   and UPROM security bits, 14-11  
 FE opcode  
   and inhibiting interrupts, 5-7  
   and signed multiply and divide, A-31  
 Floating point library, 2-10  
 FPAL-96, 2-10, 2-12  
 Framing error, *See Serial I/O port status*  
 Frequency  
   baud-rate generator clock, 7-9  
   maximum operating, 2-2  
   XTAL1, 2-6

## H

### Hardware

A/D converter considerations, 9-8-9-10  
 addressing modes, 3-5-3-8  
 ApBUILDER, 1-6  
 application notes, 1-6  
 auto programming circuit, 14-19  
 clock sources, 11-4  
 CPU-only device requirements, 4-3  
 device considerations, 11-1-11-10  
 device reset, 6-13, 11-7, 11-8, 11-9, 11-10  
 interrupt processor, *See PTS*  
 memory protection, 14-7, 14-9, 14-11-14-12  
 minimum configuration, 11-1  
 NMI considerations, 5-10  
 noise protection, 11-3  
 OTPROM programming algorithms, 14-15, 14-17  
 package pin assignments, B-11, B-12  
 PCCB programming circuit, 14-11  
 pin reset status, B-9-B-10  
 port considerations, 6-8, 6-13, 6-14  
 port pins, 6-2, 6-3, 6-4, 6-5, 6-6  
 programming mode requirements, 14-1  
 related documents, 1-5  
 reset instruction, 2-14  
 ROM-dump mode bank switching, 14-32  
 serial I/O port considerations, 7-4  
 slave programming circuit, 14-24  
 UPROM considerations, 14-11, 14-12  
 UPROM programming circuit, 14-11, 14-13  
 High-Speed Input (HSI) module, 2-7, 8-10-8-16, *See also HSI*  
 High-Speed Input/Output (HSIO) Unit, 2-7-2-8, 8-1-8-26  
   block diagram, 8-1  
 High-Speed Output (HSO) module, 2-7, 8-17-8-26, *See also HSO*  
 High-Speed Output interrupt, 8-18, 8-21  
 HLDA#, 13-2, B-4  
 Hold latency, 13-13  
 HOLD#, 13-2, B-4

Horizontal windowing, 4-8-4-11, *See also*

*HWindows*

## HSI

and skipped timer values, 8-11

block diagram, 8-10

defining events, 8-13

enabling interrupts, 8-14

event timing considerations, 8-10

holding register, 8-12

input options, 8-16

pins, 8-15

programming, 8-12-8-16

reading event data, 8-12

SFRs, 8-12, C-1

transition modes, 8-10, 8-11, 8-13

HSI Data Available interrupt, 8-12, 8-14

HSI FIFO, 5-24, 8-10, 8-11, 8-12

HSI FIFO Fourth Entry interrupt, 8-14

HSI FIFO Full interrupt, 8-14

HSI holding register, 8-11, 8-12

HSI mode, *See PTS*

HSI.0, 8-5, 8-15

HSI.0-HSI.3, B-5

HSI.0 interrupt, 5-7, 8-14, 8-15

HSI.1, 8-2, 8-4, 8-15

HSI.2, 8-15, 11-1

HSI.3, 8-15, 11-1

HSI\_MODE, 8-12, 8-13, C-1, C-2, C-4, C-17, C-18

HSI\_STATUS, 5-24, 8-12, C-1, C-2, C-4, C-18, C-19, C-20

HSI\_TIME, 5-24, 8-12, C-1, C-2, C-4, C-18, C-20

## HSO

block diagram, 8-17

canceling events, 8-22

commands, 8-19, 8-20

enabling HSO.4 and HSO.5, 8-23

enabling interrupts, 8-21

external events, 8-18, 8-22

generating PWM outputs, 8-23-8-25, 10-4

internal events, 8-18, 8-22

interrupts, 8-18, 8-21

overview, 8-18

programming, 8-18-8-23

registers, 8-18

SFRs, C-1

software timers, 8-18

starting A/D conversion, 9-6

timing, 8-24

Using pins as standard Outputs, 8-23

HSO CAM, 5-25, 8-17, 8-20

clearing, 8-22

entering commands into, 8-20

locking entries, 8-22

HSO holding register, 8-20, 8-21

HSO mode, *See PTS*

HSO.0-HSO.5, B-5

HSO.4, 8-15, 8-23

HSO.5, 8-15, 8-23

HSO\_COMMAND, 5-25, 8-17, 8-18, 8-19, 8-21, 8-22, C-1, C-2, C-4, C-21, C-22, C-23, C-37, C-83

and interrupt routines, 8-21

writing, 8-20, 8-21

HSO\_TIME, 5-25, 8-17, 8-18, 8-19, C-1, C-2, C-4, C-21, C-23

and interrupt routines, 8-21

writing, 8-20, 8-21

HWWindow 0, 4-10

HWWindow 1, 4-10

HWWindow 15, 4-11

HWWindows, C-2-C-3

HWWindows, selecting, 4-9, C-87

## I

I/O ports, *See Ports, Serial I/O port*

Idle mode, 2-8, 11-10, 12-1

entering, 12-1

exiting, 12-1

IDLDP #1, 12-1

IDLDP #2, 12-2, 12-3

IDLDP instruction, 2-11, A-8, A-26, A-31, A-32, A-38, A-45

illegal operand, 11-8, 11-10

Immediate addressing, 3-6

INC instruction, A-8, A-26, A-28, A-32, A-39, A-46

- INCB instruction, A-8, A-26, A-28, A-32, A-39, A-46
- Indexed addressing, *See Long-indexed addressing, Short-indexed addressing*
- Indirect addressing, 3-5
  - and VWindows, 4-13
  - opcodes, A-39
- Indirect with auto-increment addressing, 3-5
  - opcodes, A-39
- Input ports, *See Ports*
- INST, 13-2, B-5
- Instruction fetch
  - disabling external, 14-11
  - to unimplemented memory, 6-13, 11-9
- Instruction set
  - additions, 2-10–2-11
  - and PSW flags, A-25–A-27
  - code execution, 2-4, 2-5
  - conventions, 1-4
  - descriptions and formats, A-3–A-24
  - differences, 2-11–2-12
  - execution times, A-40–A-46
  - lengths, A-34–A-39
  - opcode map, A-32–A-33
  - opcodes, A-28–A-33, A-34–A-39
  - operand variables, A-2
  - overview, 2-9–2-10
  - reference, A-1–A-47
- INT\_MASK, 5-11, 5-14, 7-8, 8-3, 8-12, 8-18, 9-3, 9-7, C-1, C-2, C-4, C-7, C-24, C-25, C-27, C-35, C-49, C-52, C-53, C-62, C-66, C-82, C-83
- INT\_MASK1, 5-11, 5-14, 7-8, 8-3, 8-12, 8-15, C-1, C-3, C-4, C-7, C-26, C-27, C-37, C-53, C-62, C-66, C-81, C-83
- INT\_PEND, 5-11, 5-14, 7-8, 9-3, 9-7, C-1, C-2, C-4, C-28, C-29, C-30
- INT\_PEND1, 5-11, 5-14, 7-8, C-1, C-3, C-4, C-28, C-30, C-31
- INTEGER, defined, 3-3
- Interrupt controller, 2-1, 2-2, 2-5, 5-1, 5-4
- Interrupt latency, 5-8–5-9, 5-19
  - calculating, 5-8
- Interrupt mask registers, 5-14, *See also INT\_MASK, INT\_MASK1*
- Interrupt pending registers, 5-14, *See also INT\_PEND, INT\_PEND1*
  - modifying, 5-14
- Interrupt priorities, 5-4, 5-5, C-6
  - modifying, 5-4–5-7
- Interrupt procedures, PLM-96, 2-14
- Interrupt service routine, 5-1
  - and end-of-PTS interrupt, 5-15
  - processing, 5-6
- Interrupt sources, 5-5, 5-7, 5-12, 5-13, C-6, C-7
  - selecting, 5-13
- Interrupt timing, 5-7–5-9
- Interrupt vectors, 5-1, 5-4, 5-5, 5-12, C-6, C-7
  - and memory protection, 14-9
- Interrupts, 5-1–5-26, C-6, C-7
  - 8096BH compatibility, 5-5, 5-12, 7-8, 8-8
  - and bus-hold protocol, 13-13
  - and read-modify-write instructions, 5-14
  - clock phase sampled, 5-7
  - disabling individually, 5-11, 5-12, 5-14, 8-14
  - disabling PTS service, C-53
  - disabling service, 5-7, 5-11, C-53
  - enabling individually, 5-11, 5-12, 5-14, 8-14
  - enabling PTS interrupts, 5-11
  - enabling PTS service, C-53
  - enabling service, 5-7, 5-11, C-53
  - enabling standard interrupts, 5-11
  - end-of-PTS, 5-14, 5-15
  - inhibited by instructions, 5-7
  - minimum pulse width, 5-7
  - processing, 5-1, 5-2
  - programming, 5-10–5-14
  - reset status, 5-14
  - selecting PTS or standard service, 5-10
  - with multiple sources, 5-12, 5-13, 8-8, 8-14
- IOC0, 6-2, 8-3, 8-4, 8-5, 8-12, 8-15, C-1, C-3, C-4, C-17, C-18, C-32, C-33, C-39, C-44, C-83



IOC1, 5-11, 6-2, 7-6, 8-3, 8-12, 8-15, 8-18,  
10-4, C-1, C-3, C-4, C-7, C-25, C-34, C-35,  
C-44, C-47, C-48, C-49, C-70, C-77, C-82,  
C-83

IOC2, 6-2, 8-3, 8-4, 8-8, 8-18, 8-22, 9-3, 9-4,  
9-5, 10-2, 10-3, C-1, C-2, C-3, C-4, C-11,  
C-22, C-27, C-36, C-37, C-39, C-44, C-70,  
C-71, C-72, C-73, C-83  
    programming for A/D conversions, 9-4

IOC3, 6-2, 8-3, 8-4, 8-15, 10-4, C-1, C-2, C-3,  
C-4, C-33, C-38, C-39, C-42, C-72, C-73,  
C-83

IOPORT0, 6-7, C-1, C-3, C-4, C-40

IOPORT1, 6-7, C-1, C-3, C-4, C-41, C-42

IOPORT2, 6-7, C-1, C-3, C-5, C-43, C-44

IOPORT34, 6-7, 6-10, C-1, C-5, C-45

IOS0, 8-18, 8-20, C-1, C-3, C-5, C-46, C-47

IOS1, 5-11, 8-8, 8-12, 8-18, 8-21, C-1, C-3,  
C-5, C-21, C-35, C-48, C-49

IOS2, 8-18, 8-21, C-1, C-3, C-5, C-21, C-50

Italics, defined, 1-3

## J

JBC instruction, A-8, A-26, A-27, A-28, A-32,  
A-37, A-44

JBS instruction, A-9, A-26, A-27, A-28, A-33,  
A-37, A-44

JC instruction, A-9, A-26, A-27, A-30, A-33,  
A-37, A-44

JE instruction, A-9, A-26, A-27, A-31, A-33,  
A-37, A-44

JGE instruction, A-9, A-26, A-27, A-30, A-32,  
A-37, A-44

JGT instruction, A-9, A-26, A-27, A-30, A-32,  
A-37, A-44

JH instruction, A-10, A-26, A-27, A-30, A-33,  
A-37, A-44

JLE instruction, A-10, A-26, A-27, A-30,  
A-33, A-37, A-44

JLT instruction, A-10, A-26, A-27, A-30,  
A-33, A-37, A-44

JNC instruction, A-10, A-26, A-27, A-30,  
A-32, A-37, A-44

JNE instruction, A-11, A-26, A-27, A-30,  
A-32, A-37, A-44

JNH instruction, A-11, A-26, A-27, A-30,  
A-32, A-37, A-44

JNST instruction, A-11, A-26, A-27, A-30,  
A-32, A-37, A-44

JNV instruction, A-11, A-26, A-27, A-30,  
A-32, A-37, A-44

JNVT instruction, A-12, A-26, A-27, A-30,  
A-32, A-37, A-44

JST instruction, A-12, A-26, A-27, A-30,  
A-33, A-37, A-44

Jump instructions, A-36, A-43  
    conditional, A-27, A-37, A-44

JV instruction, A-12, A-26, A-27, A-30, A-33,  
A-37, A-44

JVT instruction, A-12, A-26, A-27, A-30,  
A-33, A-37, A-44

## L

LCALL instruction, A-13, A-26, A-31, A-33,  
A-37, A-39, A-43

LD instruction, A-13, A-26, A-30, A-32, A-36,  
A-42

LDB instruction, A-13, A-26, A-30, A-32,  
A-36, A-42

LDBSE instruction, A-13, A-26, A-30, A-33,  
A-36, A-42

LDBZE instruction, A-13, A-26, A-30, A-33,  
A-36, A-42

Level-sensitive input, B-1

LJMP instruction, A-13, A-26, A-31, A-32,  
A-36, A-39, A-43

Logical instructions, A-35, A-41

Long-indexed addressing, 3-7, 3-8, 4-7  
    and VWindows, 4-13  
    opcodes, A-39

LONG-INTEGER, defined, 3-4

Lookup tables, software protection, 2-14

## M

Manual contents, summary, 1-1

Measurements, defined, 1-4

Memory bus, 2-5

Memory controller, 2-1, 2-2, 2-3, 2-5

Memory mapping, 4-3  
    auto programming mode, 14-17

Memory protection, 4-5, 14-7–14-14  
 and CCB, 14-9  
 and interrupt vectors, 14-9  
 CCR security-lock bits, 14-7–14-9  
 security key, 14-13–14-14  
 UPROM security bits, 14-11–14-12

Memory space  
 accessing, 4-3  
 CCB, 4-5  
 external memory, 4-2  
 interrupt vectors, 4-4  
 partitions, 4-1–4-14  
 Ports 3 and 4, 4-2  
 program memory, 4-3, 14-4  
 Register File, 4-6, 4-7  
 register RAM, 4-7  
 reserved locations, 4-4  
 SFRs, 4-8  
 special-purpose memory, 4-3, 4-4, 4-5,  
 14-4–14-5  
 Stack Pointer, 4-7  
 top-level memory, 4-1, 4-2  
 unused locations, 4-3

Memory, external, 13-1–13-24, *See also*  
*Address/data bus, Bus controller, Bus-*  
*control modes, Bus-control signals, Bus-*  
*hold protocol, Bus-hold signals, Bus-width,*  
*BUSWIDTH, CCR, Ready control, Timing,*  
*Wait states*

16-bit, 13-4, 13-5  
 8-bit, 13-4, 13-5  
 interface signals, 13-1

Microcode engine, 2-3

Miller effect, 11-7

Mode 0, 7-2–7-3

selecting, 7-7  
 starting receptions, 7-2  
 starting transmissions, 7-2  
 timing, 7-3  
 typical circuit, 7-2

Mode 1, 7-3, 7-4

data frame, 7-4  
 selecting, 7-7  
 shift clocks, 7-4  
 starting receptions, 7-3

starting transmissions, 7-3

timing, 7-4

Mode 2, 7-3, 7-4–7-5

data frame, 7-4, 7-5  
 multiprocessor communications, 7-5  
 selecting, 7-7  
 starting receptions, 7-3  
 starting transmissions, 7-3  
 timing, 7-5

Mode 3, 7-3, 7-5

data frame, 7-5  
 multiprocessor communications, 7-5  
 selecting, 7-7  
 starting receptions, 7-3  
 starting transmissions, 7-3  
 timing, 7-5

Modified quick-pulse algorithm, 14-15, 14-16,  
 14-17

MUL instruction, A-13, A-14, A-26, A-31,  
 A-35, A-41

MULB instruction, A-14, A-26, A-31, A-35,  
 A-41

MULU instruction, A-14, A-26, A-28, A-29,  
 A-31, A-33, A-35, A-41

MULUB instruction, A-14, A-15, A-26, A-29,  
 A-33, A-35, A-41

## N

Naming conventions, 1-3–1-5

NEG instruction, A-15, A-26, A-28, A-32,  
 A-39, A-46

Negative (N) flag, A-9, A-10, A-25, A-26,  
 A-27, C-54

NEGB instruction, A-15, A-26, A-28, A-32,  
 A-39, A-46

NMI, 5-4, 5-7, 5-9, 5-10, 14-18, B-5  
 8096BH compatibility, 5-10  
 and bus-hold protocol, 13-13  
 hardware considerations, 5-10  
 mask bit, 5-14

Noise, reducing, 2-6, 6-9, 6-14, 9-9, 9-10,  
 11-1, 11-3, 11-5, C-39, C-40

NOP instruction, A-15, A-26, A-31, A-33,  
 A-38, A-45

NOP, two-byte, *See SKIP instruction*

NORML, 2-10

NORML instruction, A-15, A-26, A-28, A-33,  
A-38, A-45

NOT instruction, A-15, A-26, A-28, A-32,  
A-39, A-46

Notational conventions, 1-3–1-5

NOTB instruction, A-15, A-26, A-28, A-32,  
A-39, A-46

Numbers, conventions, 1-4

## O

On-circuit emulation, *See ONCE mode*

ONCE mode, 2-8, 2-9, 7-7, 12-1, 12-7  
entering, 12-7

Opcodes, A-28–A-33

EE, and unimplemented opcode interrupt,  
A-33

FE, and signed multiply and divide, A-33

indexed addressing, A-39

indirect addressing, A-39

map, A-32–A-33

reserved, A-32, A-33

Open-drain bidirectional ports, *See Ports*

Operand types, *See Data types*

Operands, 32-bit, addressing, 2-12, 3-3

Operating modes, 2-8–2-9

OR instruction, A-16, A-26, A-29, A-32, A-35,  
A-41

ORB instruction, A-16, A-26, A-29, A-32,  
A-35, A-41

Oscillator

external crystal, 11-5

on-chip, 11-4

OTPROM

programming, 14-1–14-33, *See also*  
*Programming modes*

verifying, 14-32

OTPROM bus, 2-5

Output ports, *See Ports*

Overflow (V) flag, A-11, A-12, A-25, A-26,  
A-27, C-54

Overflow-trap (VT) flag, A-5, A-12, A-25,  
A-26, A-27, C-54

Overrun error, *See Serial I/O port status*

## P

P0.0–P0.7, B-6

P1.0–P1.2, 14-18

P1.0–P1.7, B-6

P2.0

and ONCE mode, 12-7

P2.0–P2.7, B-6

P2.5

and reserved test modes, 12-7

P3.0–P3.7, B-6

P4.0–P4.7, B-6

PACT#, 14-3, 14-18, B-6

PALE#, 14-3, 14-10, 14-23, B-6

Parameters, passing to subroutines, 2-13

Parity, 7-4, 7-5, 7-11

Parity error, *See Serial I/O port status*

PBUS, 14-3, 14-18, 14-23

PC (Program Counter), master, 2-3, 2-4, 2-5

PC (Program Counter), slave, 2-5, 14-9

PCCB, 14-7, 14-8, 14-10, 14-17, 14-22, C-15  
and memory protection, 14-9

PCCB programming mode, 14-10–14-11  
circuit, 14-11

entering, 14-10

pin functions, 14-10

Peripherals, internal, 2-6–2-8, 4-8

PH1, 2-6, 11-7

PH2, 2-6

Pin driver logic, 6-3, 6-4, 6-6

PLM-96

conventions, 2-12, 2-13, 2-14, 3-3

interrupt procedures, 2-14

PMODE, 14-2, 14-3

PMODE.0–PMODE.3, B-6

POP instruction, A-16, A-26, A-30, A-33,  
A-36, A-42

POPA instruction, 2-11, A-16, A-26, A-31,  
A-32, A-36, A-42, C-24, C-26, C-52, C-86  
and inhibiting interrupts, 5-7

POPF

and inhibiting interrupts, 5-7

POPF instruction, A-16, A-26, A-31, A-32,  
A-36, A-42, C-24, C-52

Port 0, 2-6

considerations, 6-8, 9-10, 11-1, 11-2

- Port 1, 2-6
  - considerations, 6-10, 11-1
- Port 2, 2-7
  - considerations, 6-8, 6-9, 11-1
- Port 3, *See Ports 3 and 4*
- Port 4, *See Ports 3 and 4*
- Port latch, 6-3, 6-4, 6-6, 6-9, 6-11, 6-12
- Port, serial, *See Serial I/O port*
- Ports, 2-6–2-7, 6-1–6-14
  - alternate functions, 6-2
  - and read-modify-write instructions, 6-9, 6-10
  - complementing output pins, 6-3
  - default functions, 6-2, 6-8, 6-11
  - hardware connections, 11-1
  - input pins, 6-2–6-3, 6-8
  - mixing inputs and outputs, 6-10
  - open-drain bidirectional pins, 6-6
  - output pins, 6-3, 6-8
  - overview, 6-1–6-6
  - programming, 6-6–6-13
  - quasi-bidirectional pins, 6-4, 6-8, 6-13
  - reading, 6-7, 6-8, 6-9, 6-10
  - SFRs, 6-6, *See also IOPORT0, IOPORT1, IOPORT2, IOPORT34*
  - writing, 6-7, 6-9, 6-10, 6-13, 6-14
- Ports 3 and 4, 2-7, 4-2, 6-10–6-13, B-6
  - and Idle mode, 12-1
  - and Powerdown mode, 12-2
  - considerations, 6-11, 11-1
  - reading, 6-11
  - reconstructing, 6-12
  - writing, 6-10, 6-11, 6-12, 6-13
- Power and ground pins, 11-1, 11-2, 11-3, 14-6
- Power consumption, reducing, 2-8, 12-1, 12-2
- Power-down sequence, programming modes, 14-6
- Power-up sequence, programming modes, 14-6
- Powerdown circuitry
  - selecting components, 12-6, 12-7
- Powerdown mode, 2-8, 11-1, 12-1, 12-2
  - disabling, 12-3
  - entering, 12-3
  - exiting, 12-5, 12-6
  - exiting with EXTINT, 12-4–12-7
  - exiting with RESET#, 12-4
  - exiting with VPP, 12-4
  - internal signals, 12-3
- PPW, 14-21, C-51
- PPW\_VALUE, calculating, 14-21
- Pre-fetch queue, 2-5
- Printed circuit board, testing, 2-9
- Priority encoder, 5-4
- PROG#, 14-3, 14-23, B-7
- Program Counter, *See PC*
- Program Status Word, *See PSW*
- Program-word routine, 14-22
  - timing, 14-31
- Programming modes, 2-9, 14-1–14-33, 14-2
  - algorithms, 14-1, 14-15, 14-16, 14-17, 14-20, 14-27, 14-28, 14-29
  - entering, 14-2, 14-6
  - exiting, 14-6
  - hardware precautions, 14-6
  - hardware requirements, 14-1
  - pin functions, 14-3–14-4, 14-10, 14-18, 14-23
  - selecting, 14-2
- Programming pulse width, 14-17
  - calculating, 14-21
- Programming pulses
  - algorithm-controlled, 14-15, 14-17
  - external programmer-controlled, 14-15
- Programming voltages, 14-3
  - accessing, 14-15
  - calculating, 14-15
- PSW, 2-3, 2-13, 2-14, 5-11, C-24, C-26, C-52, C-53, C-54, C-56, C-62, C-66
  - flags, and instructions, A-25–A-27
  - instructions, A-38, A-45, A-46
- PTS, 2-3, 2-5, 2-8, 5-1, 5-3
  - A/D Scan mode, 5-20–5-23
  - Block Transfer mode, 5-19
  - cycle execution time, A-47
  - cycle flow, 5-3
  - enabling, C-53
  - enabling interrupts, 5-11
  - HSI mode, 5-24–5-25
  - HSO mode, 5-25–5-26
  - instructions, A-38, A-46

interrupt latency, 5-9  
 interrupt processing flow, 5-2  
 SFRs, C-1  
 Single Transfer mode, 5-18  
 PTS Control Block, *See PTSCB*  
 PTS cycle  
     execution times, A-47  
 PTS cycle, defined, 5-19  
 PTS mode, 5-16  
     selecting, 5-16  
 PTS transfer, defined, 5-19  
 PTS\_REG, 5-20, C-1, C-60  
 PTS\_S/D, 5-20, C-1, C-57, C-61  
 PTSBLOCK, 5-19, 5-24, 5-26, C-1, C-55  
 PTSCB, 5-3, 5-14, 5-15–5-17, 5-19  
 PTSCON, 5-16, 5-17, 5-19, 5-20, 5-24, 5-26,  
     C-1, C-56, C-57, C-59, C-61, C-65  
 PTSCOUNT, 5-15, 5-18, 5-20, C-1, C-58,  
     C-62, C-66, C-68, C-69  
 PTSDST, 5-18, 5-19, 5-24, C-1, C-56, C-57,  
     C-59, C-65  
 PTSSEL, 5-10, 5-11, 5-14, 5-15, C-1, C-2,  
     C-5, C-58, C-62, C-63, C-64, C-66  
 PTSSRC, 5-18, 5-19, 5-25, C-1, C-56, C-57,  
     C-65  
 PTSSRV, 5-11, 5-14, 5-15, C-1, C-2, C-5,  
     C-58, C-62, C-66, C-67, C-68, C-69  
 Pulse Width Modulator, *See PWM*  
 PUSH instruction, A-16, A-26, A-30, A-33,  
     A-36, A-42  
 PUSHA, 2-11  
 PUSHA instruction, A-17, A-26, A-31, A-32,  
     A-36, A-42, C-24, C-26, C-52, C-86  
     and inhibiting interrupts, 5-7  
 PUSHF instruction, A-17, A-26, A-31, A-32,  
     A-36, A-42, C-24, C-52  
     and inhibiting interrupts, 5-7  
 PVER, 14-3, 14-10, 14-18, 14-23, B-7  
 PWM, 2-8, 10-1–10-6  
     block diagram, 10-1  
     calculating output period, 10-3  
     calculating PWM period, 10-3  
     clock prescaler, 10-3  
     D/A converter, 10-4, 10-5  
     duty cycle, 10-3

    enabling outputs, 10-4  
     generating analog outputs, 10-4  
     output period, 10-2, 10-3  
     overview, 10-2  
     programming duty cycle, 10-3  
     SFRs, C-1  
     typical waveforms, 10-2  
     with HSO module, 8-23–8-25  
 PWM0, 10-4  
     and reserved test modes, 12-7  
 PWM0–PWM2, B-7  
 PWM0\_CONTROL, C-1, C-3, C-5, C-70,  
     C-71, C-72, C-73  
 PWM1, 10-4  
 PWM1\_CONTROL, C-1, C-3, C-5, C-72  
 PWM2, 10-4  
 PWM2\_CONTROL, C-1, C-3, C-5, C-73  
 PWMx\_CONTROL, 10-3

## Q

Quasi-bidirectional ports, *See Ports*

## R

RALU, 2-1, 2-3, 2-4, 2-5, 4-7, 4-8  
 RAM bus, 2-5  
 RB8 flag, *See Serial I/O port status*  
 RD#, 13-2, B-7  
 Read buffer, 6-2, 6-4  
 READY, 13-2, 13-4, 14-18, B-7  
     timing requirements, 13-10, 13-11  
 Ready control, 13-9–13-10  
 REAL variables, 2-10  
 Receive Interrupt, 7-8  
 Received Bit 8 (RB8), *See Serial I/O port status*  
 Received parity error (RPE), *See Serial I/O port status*  
 Register Arithmetic-Logic Unit, *See RALU*  
 Register bits  
     naming conventions, 1-4  
     reserved, 1-4  
 Register File, 2-3  
     memory space, 4-6, 4-7  
 Register RAM, 4-7, 5-15  
     and Powerdown mode, 12-2

Register-direct addressing, 3-5, 3-8, 4-7  
    and VWindows, 4-13

Registers, C-1–C-90  
    allocating, 2-12  
    HWindows, C-2–C-3  
    naming conventions, 1-4  
    RALU, 2-3, 2-4  
    reserved SFRs, 4-8  
    reset status, C-4–C-5  
    using, 2-12

Reserved bits, defined, 1-4

Reserved memory space, 4-4

Reserved test modes, 12-7

Reset status  
    I/O and control pins, B-9–B-10  
    SFRs, C-4–C-5

RESET#, 11-7, 11-8, 11-9, 13-13, B-1, B-7  
    and memory mapping, 4-3  
    and ONCE mode, 12-7  
    and Powerdown mode, 12-4  
    and programming modes, 14-2, 14-6

Resetting the device, *See Device reset*

Resonator, ceramic, 11-5

RET instruction, A-17, A-26, A-31, A-32, A-37, A-43

RI flag, *See Serial I/O port status, Timing*

ROM-dump mode, 14-32  
    8XC196KD considerations, 14-32  
    and DED bit, 14-32  
    bank switching mechanism, 14-32  
    entering, 14-32  
    memory map, 14-32  
    security key verification, 14-32

RPE flag, *See Serial I/O port status*

RST, 2-14, 11-8, 11-9

RST instruction, A-17, A-26, A-31, A-33, A-38, A-45

Run-time programming mode, 14-33

RXD, 7-7, B-7  
    and Mode 0, 7-2, 7-7  
    and Modes 1, 2, and 3, 7-3, 7-7  
    configuring, 7-7

## S

Sample delay, 9-2

Sample latch, 6-2, 6-4, 6-6, 6-9

Sample window, 9-2

Sampled input, 6-3, 6-5, 6-8, 8-11, 13-4, B-1

SBUF (RX), 7-1, 7-6, C-1, C-2, C-74, C-80

SBUF (TX), 7-1, 7-2, 7-3, 7-4, 7-6, C-1, C-2, C-75, C-78, C-80

SCALL instruction, A-17, A-26, A-28, A-33, A-37, A-39, A-43

Security, 14-7–14-14

Security bits, *See CCB, CCR, UPROM*

Security key, 4-5, 14-9, 14-13–14-14  
    programming, 14-14, 14-25  
    verification, 14-19, 14-25, 14-32

Serial I/O port, 2-7, 7-1–7-11, *See also Mode 0, Mode 1, Mode 2, Mode 3*  
    baud rate, 7-9  
    enabling interrupts, 7-8  
    enabling parity, 7-6–7-7  
    half-duplex considerations, 7-4  
    interrupts, 5-18, 7-3, 7-5, 7-8, 7-10  
    multiprocessor communications, 7-4, 7-5  
    nine-bit data, *See Mode 2, Mode 3*  
    programming, 7-6–7-8  
    receive register, *See SBUF (RX)*  
    receiver, 7-1  
    selecting mode, 7-6–7-7  
    SFRs, 7-6, C-1  
    signals, 7-7  
    status, 7-10–7-11  
    transmit register, *See SBUF (TX)*  
    transmitter, 7-1

Set, defined, 1-4

SETC instruction, A-17, A-26, A-31, A-33, A-38, A-45

SFRs, C-1–C-90  
    accessing, 4-8  
    and Powerdown mode, 12-2  
    HWindows, C-2–C-3  
    reserved, 4-8  
    reset status, C-4–C-5  
    with indirect or indexed operations, 4-8  
    with read-modify-write instructions, 4-8

- Shift instructions, A-38, A-45
- Shift operations
  - and VWindows, 4-13
- SHL instruction, A-18, A-26, A-28, A-33, A-38, A-45
- SHLB instruction, A-18, A-26, A-28, A-33, A-38, A-45
- SHLL instruction, A-18, A-26, A-28, A-33, A-38
- Short-indexed addressing, 3-6, 3-7, 3-8, 4-7
  - and VWindows, 4-13
  - opcodes, A-39
- SHORT-INTEGER, defined, 3-2
- SHR instruction, A-19, A-26, A-28, A-33, A-38, A-45
- SHRA instruction, A-19, A-26, A-28, A-33, A-38, A-45
- SHRAB instruction, A-20, A-26, A-28, A-33, A-38, A-45
- SHRAL instruction, A-20, A-26, A-28, A-33, A-38, A-45
- SHRB instruction, A-21, A-26, A-28, A-33, A-38, A-45
- SHRL instruction, A-21, A-26, A-28, A-33, A-38, A-45
- Signal descriptions, B-1–B-8
- Signals, naming conventions, 1-5
- Signature word, 14-15
  - accessing, 14-15
- Single instructions, A-39, A-46
- Single Transfer mode, *See* PTS
- SJMP instruction, A-21, A-26, A-28, A-32, A-36, A-39, A-43
- SKIP instruction, A-22, A-26, A-28, A-32, A-38, A-45
- Slave programming mode, 14-22–14-31
  - address/command decoder routine, 14-26, 14-27
  - algorithm, 14-26–14-29
  - auto-increment feature, 14-22
  - circuit, 14-22–14-24
  - dump-word routine, 14-26, 14-29
  - entering, 14-26
  - pin functions, 14-23
  - program-word routine, 14-26, 14-28
  - security key programming, 14-14
  - security key verification, 14-25
  - timings, 14-30, 14-31
- Software
  - addressing modes, 3-8
  - ApBUILDER, 1-6
  - application notes, 1-6
  - conventions, 2-12–2-14
  - device reset, 6-13, 11-9, 11-10
  - interrupt service routines, 5-1, 5-6, 5-15
  - linking subroutines, 2-13
  - memory protection, 14-7, 14-13–14-14
  - overview, 2-9–2-14
  - port considerations, 6-9, 6-13, 6-14
  - protection, 2-14, 13-12
  - related documents, 1-5
- Software Timer interrupt, 8-18, 8-21
- Software Trap interrupt, 5-4, 5-7, 5-9, 5-10
- SP\_CON, 7-1, 7-6, 7-7, C-1, C-3, C-5, C-44, C-75, C-77, C-78, C-80
- SP\_STAT, 7-1, 7-6, 7-10, C-1, C-3, C-5, C-74, C-78, C-79, C-80
- SPCON, 6-2
- Special instructions, A-38, A-45
- ST instruction, A-22, A-26, A-30, A-32, A-36, A-42
- Stack instructions, A-36, A-42
- Stack Pointer
  - and subroutines, 4-7
  - indexed operations, 2-11
  - indirect operations, 2-11
  - initializing, 4-8
  - locations as register RAM, 4-7, 4-8
  - memory space, 4-7
- Stack Pointer Register, C-1, C-3, C-5, C-76
  - addressing, 3-8
- State time, defined, 2-6
- STB instruction, A-22, A-26, A-30, A-32, A-36, A-42
- Sticky Bit (ST) flag, 2-10
- Sticky bit (ST) flag, A-11, A-12, A-13, A-14, A-15, A-19, A-20, A-21, A-25, A-26, A-27, C-53
- SUB instruction, A-22, A-26, A-28, A-29, A-33, A-34, A-40

SUBB instruction, A-22, A-26, A-28, A-29,  
A-33, A-34, A-40  
SUBC instruction, A-22, A-26, A-30, A-33,  
A-34, A-40  
SUBCB instruction, A-23, A-26, A-30, A-33,  
A-34, A-40  
Subroutines  
    linking, 2-13  
    nested, 4-7  
Successive approximation algorithm, 9-2  
Successive approximation register (SAR), 9-2

## T

T2CAPTURE, 8-3, 8-6, 8-7, 8-8, B-7, C-1,  
C-2, C-5, C-44, C-81  
T2CLK, 7-7, 7-9, 8-2, 8-4, 8-6, 8-7, B-8  
T2RST, 8-5, 8-6, 8-7, B-8  
T2UP-DN, 8-3, 8-4, B-8  
Terminology, 1-3  
Test modes, reserved, 12-7  
TI flag, *See Serial I/O port status, Timing*  
TIJMP instruction, 2-11, A-23, A-26, A-31,  
A-32, A-36, A-43  
Timer 1, 2-7, 8-2  
    and HSO-initiated A/D conversions, 9-6  
    as HSI time base, 8-2, 8-9, 8-10, 8-12  
    as HSO time base, 8-21  
    interrupts, 8-8  
    precautions, 8-9, 8-21  
    SFRs, C-1  
Timer 2, 2-7, 8-2–8-7  
    as HSI time base, 8-2, 8-9  
    as HSO time base, 8-2, 8-4, 8-9, 8-17, 8-  
    21  
    control logic, 8-5  
    control pins, 8-3  
    interrupts, 8-8  
    precautions, 8-9, 8-21  
    programming, 8-2–8-5  
    resetting, 8-5, 8-9  
    selecting clock source, 8-4, 8-15  
    selecting count direction, 8-4, 8-9  
    selecting count mode, 8-4, 8-9  
    selecting reset source, 8-5, 8-15  
    SFRs, 8-3, C-1  
    using external inputs, 8-6–8-7  
Timer 2 Capture interrupt, 5-7, 8-3, 8-8  
Timer 2 Overflow interrupt, 8-3, 8-8  
Timer Overflow interrupt, 8-3, 8-8  
Timer, watchdog, *See Watchdog timer*  
TIMER1, 8-2, 8-9, C-1, C-2, C-5, C-82  
TIMER2, 8-2, 8-3, 8-9, C-1, C-2, C-5, C-83  
Timing  
    address/data bus, 13-22  
    BUSWIDTH, 13-5–13-6  
    device reset, 11-7  
    dump-word routine, 14-31  
    during CCB fetch, 13-4  
    external memory system, 13-23  
    HLDA#, 13-11  
    HOLD#, 13-11  
    HSI events, 8-10  
    HSO, 8-24  
    instruction execution, A-40–A-46  
    internal, 2-6  
    interrupt latency, 5-8–5-9, 5-19  
    interrupts, 5-7–5-9  
    Mode 0, 7-3  
    Mode 1, 7-4  
    Mode 2, 7-5  
    Mode 3, 7-5  
    program-word routine, 14-31  
    PTS cycles, A-47  
    READY, 13-4, 13-10  
    slave programming routines, 14-30, 14-31  
    write-strobe mode, 13-16  
Transmit Interrupt, 7-8  
Transmitter empty (TXE), *See Serial I/O port  
status*  
TRAP, 5-10  
TRAP instruction, A-23, A-26, A-31, A-32,  
A-37, A-43  
TXD, 7-7, B-8  
    and Mode 0, 7-2, 7-7  
    and Modes 1, 2, and 3, 7-7  
    configuring, 7-7  
TXD (P2.0)  
    and ONCE mode, 7-7, 12-7  
TXE flag, *See Serial I/O port status*



**U**

UART, 2-7, 7-1  
Unimplemented Opcode interrupt, 2-14, 5-4,  
5-7, 5-9, 5-10  
Units of measure, defined, 1-4  
Universal Asynchronous Receiver and  
Transmitter, *See* UART  
UPROM programming mode, 14-13  
circuit, 14-11  
entering, 14-13  
pin functions, 14-10  
UPROM security bits, 14-11–14-12, 14-22  
programming, 14-11, 14-12  
USFR, 14-12, C-84

**V**

Vcc, B-8  
Vertical windowing, 4-7, 4-12–4-13, *See also*  
*VWindows*  
Vpp, 14-3, B-8  
Vref, B-8  
Vss, B-8  
VWindows  
and addressing modes, 4-13  
selecting, 4-12, 4-13, C-88, C-89

**W**

Wait states  
controlling, 13-4, 13-9, 13-11  
default configuration, 13-4  
WATCHDOG, C-1, C-2, C-5, C-85  
Watchdog timer, 2-8, 2-14, 11-8  
and Idle mode, 12-1  
enabling, 11-10  
register, C-1  
Window Select Register, *See* WSR  
Windowing, *See* Horizontal windowing,  
*Vertical windowing*  
Windows, *See* HWindows, VWindows  
WORD, defined, 3-3  
WR#, 13-2, B-8  
WRH#, 13-3, B-8  
Write-strobe mode timing, 13-16  
WRL#, 13-3, B-8

WSR, 4-9, 4-12, 4-13, 6-2, 13-12, C-1, C-3,  
C-5, C-42, C-86, C-87, C-88, C-89

**X**

XCH instruction, 2-11, A-23, A-26, A-28,  
A-32, A-33, A-36, A-42  
XCHB instruction, 2-11, A-23, A-26, A-28,  
A-32, A-33, A-36, A-42  
XOR instruction, A-24, A-26, A-29, A-32,  
A-35, A-41  
XORB instruction, A-24, A-26, A-29, A-32,  
A-35, A-41  
XTAL1, 2-6, 7-9, 10-3, 11-4, 11-5, 11-6, 11-7,  
11-9, 12-7, B-8  
XTAL2, 11-4, 11-5, 11-6, 12-7, B-8

**Z**

Zero (Z) flag, A-9, A-10, A-11, A-15, A-25,  
A-26, A-27, C-54  
Zero Register, C-1, C-2, C-5, C-90  
addressing, 3-7, 3-8  
ZERO\_REG, C-1, C-2, C-5, C-90





## **Intel around the world**

### **United States and Canada**

Intel Corporation  
Robert Noyce Building  
2200 Mission College Boulevard  
P.O. Box 58119  
Santa Clara, CA 95052-8119  
USA  
Phone: (800) 628-8686

### **Europe**

Intel Corporation (UK) Ltd.  
Pipers Way  
Swindon  
Wiltshire SN3 1RJ  
UK  
Phone:  
England (44) 1793 403 000  
Germany (49) 89 99143 0  
France (33) 1 4571 7171  
Italy (39) 2 575 441  
Israel (972) 2 589 7111  
Netherlands (31) 10 286 6111  
Sweden (46) 8 705 5600

### **Asia-Pacific**

Intel Semiconductor Ltd.  
32/F Two Pacific Place  
88 Queensway, Central  
Hong Kong, SAR  
Phone: (852) 2844 4555

### **Japan**

Intel Kabushiki Kaisha  
P.O. Box 115 Tsukuba-gakuen  
5-6 Tokodai, Tsukuba-shi  
Ibaraki-ken 305  
Japan  
Phone: (81) 298 47 8522

### **South America**

Intel Semicondutores do Brazil  
Rue Florida, 1703-2 and CJ22  
CEP 04565-001 Sao Paulo-SP  
Brazil  
Phone: (55) 11 5505 2296

To learn more about Intel Corporation, visit our Web site at [www.intel.com](http://www.intel.com)

