

STEREO *IMPACT*

IMPACT/PLASTIC Power Converter Requirements

LVPSRequirements_D.doc
Version D – 2002-Dec-09

David Curtis, UCB IMPACT Project Manager

Peter Berg, UCB LVPS Designer

Document Revision Record

Rev.	Date	Description of Change	Approved By
A	2002-July-15	Preliminary Draft	-
B	2002-July-29	<ul style="list-style-type: none"> • Small changes to the SEP supply requirements from Caltech • Add PLASTIC currents & mechanical • Add SEP mechanical 	-
C	2002-Oct-17	<ul style="list-style-type: none"> • Update SEP LVPS voltages/currents • Update IDPU LVPS currents • Add IDPU LVPS Form Factor • Add SWEA connector pinout 	-
D	2002-Dec-9	<ul style="list-style-type: none"> • Add SEP connector pinouts • Fix SWEA Pinouts • Add SWEA, IDPU load capacitance • Add reference to HVPS requirements document • Remove SEPT -5.1V supply • Update SEP loads per the CDR values • Add SEP capacitive load • Update SEP form factor 	

Distribution List

Dave Curtis, UCB
 Peter Berg, UCB
 Steve McBride, UCB
 Branislav Kecman, Caltech
 Peter Walpole, UMD
 Reinhold Mueller-Mellin, U.Kiel
 Ludovic Duvet, ESTEC
 Tycho von Ronsenvinge, GSFC
 John Schiefele, GSFC
 Claude Aoustin, CESR
 Steve Turco, UNH

Table of Contents

Document Revision Record	i
Distribution List	i
1. Introduction	1
1.1. <i>Document Conventions</i>	<i>1</i>
1.2. <i>Applicable Documents</i>	<i>1</i>
2. LVPS Requirements	1
2.1. <i>Primary Characteristics</i>	<i>1</i>
2.2. <i>EMC</i>	<i>1</i>
2.3. <i>Secondary Characteristics</i>	<i>2</i>
2.3.1. Digital / Analog Ground	<i>2</i>
2.3.2. SEPT Supplies	<i>2</i>
2.3.3. Peak Current	<i>2</i>
2.4. <i>Form Factor and Connector Definitions</i>	<i>2</i>
2.4.1. IDPU LVPS	<i>2</i>
2.4.2. SWEA LVPS.....	<i>2</i>
2.4.3. SEP LVPS	<i>2</i>
2.4.4. PLASTIC LVPS.....	<i>2</i>
3. SIT HVPS Requirements	10
3.1. <i>Form Factor</i>	<i>10</i>
3.2. <i>Connectors</i>	<i>10</i>

1. Introduction

This document describes the requirements on the low voltage and high voltage power converters being built at UCB for STEREO. This includes low voltage converters for the IMPACT IDPU, SEP, and SWEA/STE, a low voltage converter for PLASTIC, and a high voltage converter for SIT. UCB will design, build, and test these supplies according to these requirements prior to providing them to the instrument teams.

1.1. *Document Conventions*

In this document, **TBD** (To Be Determined) means that no data currently exists. A value followed by **TBR** (To Be Resolved) means that this value is preliminary. In either case, the value is typically followed by a code such as UCB indicating who is responsible for providing the data, and a unique reference number.

1.2. *Applicable Documents*

The following reference documents include drawings and STEREO Project policies. All documents and drawings can be found on the Berkeley STEREO/IMPACT FTP site:

<http://sprg.ssl.berkeley.edu/impact/dwc/>

Or on the APL STEREO web site at:

<https://sd-forum.jhuapl.edu/stereo/>

1. Project/EMC_7881-9030_Rev- - EMC requirements
2. Project/EnvSpec7381-9003Rev- - Environmental specifications
3. Specifications/IDPUDesign_C - IDPU form factors & internal connectors
4. IMPACT_ICD_init_rev - Spacecraft to IMPACT ICD (APL)
5. [hvps_requirements_rev1](#) – **SIT HVPS requirements**

2. LVPS Requirements

The 4 low voltage power converters shall convert primary spacecraft 28V into secondary voltages as indicated in Figure 2-1.

2.1. *Primary Characteristics*

Each of the 4 supplies shall have a separate switched spacecraft service, as indicated in reference 4. The characteristics of the spacecraft 28V supply are indicated in reference 2 (including ground isolation requirements).

2.2. *EMC*

The supplies shall meet the EMC requirements called out in reference 1, in particular the conducted emissions and susceptibility requirements. Reference 4 includes a typical front end (filter) circuit for the LVPS.

2.3. **Secondary Characteristics**

The supplies shall provide the voltages listed in Figure 2-1. These supplies shall be regulated to +/-5% (half load to full load). High frequency (supply-generated) ripple on the secondaries shall be less than 10mV peak to peak at Max Current.

2.3.1. Digital / Analog Ground

The digital supplies (highlighted in figure 2-1) shall have a separate return from the analog supplies (not highlighted). These returns will be tied together in the instrument.

2.3.2. SEPT Supplies

The SEPT supplies are part of the SEP supply. These supplies shall have separate secondaries with separate isolated returns (both analog and digital). There are two such SEPT supplies (one for SEPT-E and one for SEPT-NS).

2.3.3. Peak Current

Figure 2-1 lists the nominal and surge current requirements. The supply shall perform within specs for loads up to at least 50% above the nominal current indicated.

2.4. **Form Factor and Connector Definitions**

2.4.1. IDPU LVPS

The IDPU LVPS form factor is shown in Figure 2-7. The LVPS shall have an MDM connector between the LVPS half of the tray and the other side. The mating connector shall be wired from there to the power input connector (IDPU-J1; pinout as called out in Reference 4) and the internal connector to the other boards (pinout in reference 3). Mass estimate is 400g (excluding box).

2.4.2. SWEA LVPS

The SWEA LVPS form factor is shown in figure 2-2 and 2-3. The supply shall be harnessed to a connector type MM-222-021-261-41WC (M83513/04-C11N) that mates with the DAC board via a pig-tail. This connector pinout is shown in Figure 2.8.


2.4.3. SEP LVPS

The SEP LVPS form factor is shown in figure 2-6. Secondary connector pinouts are shown in Figure 2-9. Primary power connector pinout is defined in reference 4. Mass estimate is 480g (including box).


2.4.4. PLASTIC LVPS

The PLASTIC LVPS form factor is shown in figures 2-4 and 2-5. Secondary voltages are available on feed-through posts as shown. Pin assignments are TBD-UCB.


Figure 2-1 LVPS Voltage/Current Requirements




WATTS	SURGE	CAPACITANCE
0.19		6.8uF+MAG
	1.28 Watts	
0.19		6.8uF+MAG
		-
0.08		75uF
0.08		75uF
3.00	3.50 Watts	51uF+MAG
		5uF
0.10		31uF
3.63 Watts	8.41 Watts w/ surge	



WATTS	SURGE	CAPACITANCE
		-
0.36		4.7uF
0.12		7.8uF
	1.20 Watts	
0.10		7.8uF
0.06		75uF
0.06		75uF
0.10		34uF
0.10		0.7uF
0.90 Watts	2.10 Watts w/ surge	



WATTS	SURGE	CAPACITANCE
4.97		25uF
1.97		20uF
0.85		20uF
3.66		30uF
0.26		25uF
11.70 Watts	(includes test port)	



<u>Watts</u>	<u>CAPACITANCE</u>
0.00	
0.40	30 uF
0.17	46 uF
1.01	83 uF
0.06	76 uF
0.56	6 uF
0.09	102 uF
0.64	136 uF
0.17	104 uF
0.03	11 uF
0.06	12 uF
0.40	50 uF
0.03	11 uF
0.06	12 uF
0.40	50 uF
<hr/>	
4.09 Watts	




Figure 2-2 SWEA LVPS Form Factor




Figure 2-3 SWEA LVPS Form Factor




Figure 2-4, PLASTIC LVPS Form Factor




Figure 2-5, PLASTIC LVPS shown in PLASTIC




Figure 2-6 SEP LVPS form factor




Figure 2-7 IDPU LVPS Form Factor

Airbourn M83513/04-C11N (on a pig-tail attached to the LVPS)

Pin	Signal
17	STE Bias Return
16	STE Bias (140V)
7,8	Digital Ground
14	VCC_A (2.5V)
6	+5VD
13,15,9,10	Analog Ground
20	+5.1VA
18	-5.1VA
10	+12.1VA
21	-12.1VA
5	+28V (secondary)
1	+28V primary
11	+28V primary Return
12	SWEA Temp Sensor
3	SWEA Temp Sensor Return
2	+28V Heater
4	+28V Heater Return

Note: Pins 2,3,4,12 do not route to the LVPS. They go from the DAC board to a Winchester connector mounted to the chassis outside the LVPS

Figure 2-8 SWEA LVPS Connector Pinout

LVPS connectors


Internal to SEP		12/3/02		Internal to SEP	
SEP-J12A				SEP-J12B	
LVPS output				LVPS output	
1	SEPT-NS ANA RTN	58	HET +13A	1	LET PWR RTN
33	SEPT-NS ANA RTN	27	HET +6A	26	LET PWR RTN
2	SEPT-NS +5.6A	59	HET +6A	2	LET +13A
34	SEPT-NS +5.6A	28	HET -6A	27	LET +13A
3	Spare	60	HET -6A	3	LET +6A
35	Spare	29	HET -13A	28	LET +6A
4	SEPT-NS DIG RTN	61	HET -13A	4	LET -6A
36	SEPT-NS DIG RTN	30	HET +2.6D	29	LET -6A
5	SEPT-NS +2.6D	62	HET +2.6D	5	LET -13A
37	SEPT-NS +2.6D	31	HET +3.4D	30	LET -13A
6	SEPT-NS +5.3D	63	HET +3.4D	6	LET +2.6D
38	SEPT-NS +5.3D	32	HET +5.1D	31	LET +2.6D
7	SEPT-NS SEP STAR	64	HET +5.1D	7	LET +3.4D
39	SEPT-NS SEP STAR	65	Spare	32	LET +3.4D
8	SEPT-E ANA RTN			8	LET +5.1D
40	SEPT-E ANA RTN			33	LET +5.1D
9	SEPT-E +5.6A			9	CENTRAL ANA RTN
41	SEPT-E +5.6A			34	CENTRAL ANA RTN
10	Spare			10	CENTRAL +13A
42	Spare			35	CENTRAL +13A
11	SEPT-E DIG RTN			11	CENTRAL +6A
43	SEPT-E DIG RTN			36	CENTRAL +6A
12	SEPT-E +2.6D			12	CENTRAL -6A
44	SEPT-E +2.6D			37	CENTRAL -6A
13	SEPT-E +5.3D			13	CENTRAL -13A
45	SEPT-E +5.3D			38	CENTRAL -13A
14	SEPT-E SEP STAR			14	CENTRAL DIG RTN
46	SEPT-E SEP STAR			39	CENTRAL DIG RTN
15	SIT PWR RTN			15	CENTRAL +2.6D
47	SIT PWR RTN			40	CENTRAL +2.6D
16	SIT +13A			16	CENTRAL +3.4D
48	SIT +13A			41	CENTRAL +3.4D
17	SIT +6A			17	CENTRAL +5.1D
49	SIT +6A			42	CENTRAL +5.1D
18	SIT +5.1A RTN			18	BIAS RTN
50	SIT +5.1A RTN			43	BIAS RTN
19	SIT -6A			19	LVPS TEMP SENSOR
51	SIT -6A			44	Spare
20	SIT -13A			20	Spare
52	SIT -13A			45	Spare
21	SIT -5.2D			21	Spare
53	SIT -5.2D			46	Spare
22	SIT +2.6D			22	Spare
54	SIT +2.6D			47	+28V SURV HTR
23	SIT +3.4D			23	+28V SURV HTR
55	SIT +3.4D			48	+28V SURV HTR RTN
24	SIT +5.1D			24	+28V SURV HTR RTN
56	SIT +5.1D			49	+28V OP HTR
25	HET PWR RTN			25	+28V OP HTR
57	HET PWR RTN			50	+28V OP HTR RTN
26	HET +13A			51	+28V OP HTR RTN

Figure 2-9 SEP LVPS Connector pinouts

3. SIT HVPS Requirements

The SIT HVPS is part of the SIT instrument. It takes secondary +/-12V and generates a programmable output voltage at up to +3500V plus a number of proportional taps. This supply provides no ground isolation, and does not need to meet the conducted EMC requirements of reference 1. Detailed electrical requirements are described in reference 5.

3.1. Form Factor



3.2. Connectors

The input connector is described in reference 5. The output shall be un-terminated wires which shall be terminated in the SIT instrument. The wires must be shielded in a continuous fashion between the boxes providing no gap.