


SUPRATHERMAL ION TELESCOPE


SIT

WHAT IS IT?


- **Charged Particle Measuring Instrument**
 - He - Fe, 30 - 2000 keV/Nuc
- **Single “Telescope” measures Time-of-Flight vs. Energy**
 - TOF --> velocity
 - velocity and energy --> mass
- **Solid State Silicon Detector - provides energy measurement**
 - conventional surface barrier
- **Microchannel plates - START and STOP signals from secondary electrons**
 - chevron pairs, ~1000v bias per plate
- **Thin entrance foils - 1000^oA Ni (each foil)**

Suprathermal Ion Telescope (SIT)





SEP Block Diagram




10-03-2002

Science Requirements

- Level 1 science requirements (also called science measurements) are flowed down to the Instruments in the Mission Requirements Document (460- RQMT- 0001).

Science Objectives	(Level 1 Requirements)	Instrument Requirement
Discover the mechanisms and sites of energetic particle acceleration in the low corona and the inter-planetary medium.	<p>F. Characterize distribution functions for particles of interest with energies typical of solar energetic particle populations.</p> <p>G. Determine the location of particle acceleration in the low corona and through the interplanetary medium.</p>	<p>“IMPACT/SEP F,G Measure the intensity, composition, and energy spectra, and direction of energetic ions and electrons from two vantage points, including protons from 0.02 to 100 MeV, heavier ions from ~0. 03 to to 50MeV/ nuc, electrons from ~0. 02 to 6MeV, and 3He- rich solar particle events.”</p>

Science Requirements (cont.)



PERFORMANCE REQUIREMENTS

- From the Science Requirements was generated the IMPACT Performance Specification which lists the SIT Performance Requirements

3.4. SIT Requirements

Description	Goal	Requirement
FOV	17 x 44 degrees	17 x 44 degrees
Energy	30-2,000 keV/nuc He-Fe	30-2,000 keV/nuc He-Fe
Mass Resolution	0.85 AMU (^{16}O at 100keV/nuc)	0.85 AMU (^4He at 1MeV/ Nuc)
Energy Resolution	20keV FWHM	35keV FWHM @ 22C
Geometric Factor	0.4 cm ² ster	0.4 cm ² ster
Background	10 ⁻² events/sec in quiet time	10 ⁻² events/sec during vac test
Max Event Rate	1000 events/sec	1000 events/sec
Time Resolution	1 Minute	15 Minutes

From: IMPACTPerformanceSpec_F.doc

Version F – 2001-Sep-07

APPLICABLE DOCUMENTS

- Phase A Study for the IMPACT Investigation on STEREO, Volume 1: Tech. Sect., dated July, 2000
- STEREO Mission Requirements Document
- STEREO EMI/EMC Control Plan, JHU/APL 7381-9030
- STEREO Contamination Control Plan, JHU/APL 7381-9040
- STEREO Environments Definition, Observatory, Component and Instrument & Test Requirements Document, JHU/APL 7381-9003
- STEREO IMPACT Interface Control Document, JHU/APL 7381-9011
- STEREO Mission Risk Management Plan
- STEREO IMPACT Performance Assurance Implementation Plan (PAIP)
- STEREO IMPACT Configuration Management Plan
- SIT-SEP_Central Interface Control Document
- SIT Instrument Logic Interface Definition Document, UMd
- SIT Front-End Logic Specification, Rev.3
- SEP HET and SIT Flight Software Development Plan, GSFC
- SIT CPU24 Flight Software Requirements
- Design Considerations for the STEREO/IMPACT/SEP/SIT
- CPU24 MISC Microprocessor Users Manual
- SEP Sensor Suite Commanding and Users Manual, STEREO-CIT-007.A

INTERFACES TO S/C

- **MECHANICAL** – managed by Sandy Shuman at GSFC
 - Dwg 2053410 (GSFC) ICD SEP/SIT Instrument Stereo Ahead S/C
 - Dwg 2053440 (GSFC) ICD SEP/SIT Instrument Stereo Behind S/C
- **THERMAL** – handled by John Hawk at GSFC
- **PURGE** – 5 liters/hour, restrictor in SIT telescope
- **“PYRO”** – TiNi actuator to unlatch SIT acoustic cover after launch.

INTERFACES TO SUITE

- **All electrical interfaces are to SEP Central except “Pyro”**
 - **POWER**
 - **DATA**
- **Interface document “SIT-SEP Central ICD”**


RESPONSIBILITIES - Who Does What? (Outline)

- **UNIVERSITY OF MARYLAND (UMd)**
 - Overall design
 - Supply SSDS and MCPs
 - SIT test, integration and calibration
- **MAX-PLANK-INSTITUT fuer AERONOMIE (MPAe)**
 - Supply tested TOF electronics
- **UNIVERSITY OF CALIFORNIA at BERKELY (UCB)**
 - Supply tested HVPS
- **GODDARD SPACE FLIGHT CENTER (GSFC)**
 - Supply mechanical designs and components (telescope, electronics boxes)
 - Assemble electronics boards and mechanical components
 - Logic design realization in Actel with MISC
 - Flight software


SIT SPECIFIC REVIEW HISTORY/ ACTION ITEM STATUS

- **SEP Peer Review**
 - RFAs resolved
- **PDR**
 - RFAs resolved
- **SIT Peer Reviews:**
 - HET/SIT S/W Review – Aug 2002
 - Some items still being worked (Nov. 6, 2002)
 - SIT Door Review (Nov 15 2002)


Instrument Description



SIT BOX-LEVEL BLOCK DIAGRAM



SIT BOARD-LEVEL BLOCK DIAGRAM




SIT FUNCTIONAL BLOCK DIAGRAM

HERITAGE

- **Concept**
 - TOF / Energy instrument for measuring supra-thermal energetic particles, very similar to STEP instrument on WIND/EPACT
- **Telescope**
 - Identical sensor elements and interior design to STEP instrument
- **Energy Electronics**
 - Similar design to STEP, realized in Amptek hybrids, which we have flown on SAMPEX, ACE and other missions.
- **TOF Electronics**
 - Analog electronics (amplifier, CFD) design was flown on STEP. Built for SIT by MP Ae.
 - Digital electronics (time-digital converter) new design by TUB
- **HVPS**
 - Based on successful HESSI design at UCB


STEREO IMPACT

Critical Design Review
2002 November 20,21,22



SIT INSTRUMENT ASSEMBLY

SIT Location on Front S/C



Design Status


MAJOR DESIGN ELEMENTS

- **TELESCOPE**
 - Telescope and sunshade
 - Acoustic cover and mechanism
- **HVPS**
 - Electronics
 - Housing
- **ELECTRONICS BOX**
 - Electronics
 - Housing
- **GSE**
 - Electrical
 - Mechanical
- **THERMAL DESIGN**

TELESCOPE DESCRIPTION & STATUS

- **TELESCOPE**
 - Heritage from WIND/EPACT/STEP
 - Modifications to mounting and sunshade
 - Prototype built from STEP spares exists and is working and being used in ETU testing at UMd
- **Sunshade**
 - Keeps solar UV out of telescope FOV
- **Acoustic Cover and mechanism**
 - Protects thin foils from damage and from launch acoustic environment
 - Spring mechanism to open, opens once after launch, quiescent thereafter
 - Unlatch mechanism – TiNi actuator
- **Flight design Status – Internal designs complete and many components on hand. Modifications to telescope outer surfaces for mounting and sunshade/acoustic cover design to proceed after CDR.**

SIT Telescope Cross Section




HVPS STATUS

- **Housing**
 - Preliminary design complete
 - ETU constructed

- **Electronics**
 - ETU Design complete

 - ETU completed and tested at UCB
 - currently under test at UMd
 - Some design changes may be required as result of testing

TU HVPS



Critical Design Review

2002 November 20,21,22




ELECTRONICS BOX STATUS


- **Housing**
 - Preliminary design complete
 - Design to be finalized after CDR
- **Electronics**
 - Energy Board
 - TOF System
 - Analog Board
 - Digital Board
 - Logic Board
 - Front-End Logic
 - MISC
 - Flight Software
 - Housekeeping/Heater Control
 - Mother Board

ELECTRONICS BOX ELECTRONICS STATUS

- **Energy System**
 - Design complete
 - Prototype built and tested at UMd
 - Flight layout performed, will build up ETU

Prototype Energy Board







ELECTRONICS BOX ELECTRONICS STATUS - cont.

- **TOF System**
 - **Two generations of prototype TOF boards built at MPAe and the Technical University of Braunschweig (TUB) and tested at UMd**
 - **design complete**
 - **Proto-flight board set built and tested at MPAe, delivered to UMd**


Proto/FlightATOF Board




Schematic of
ATOF board



Prototype DTOF Board



Proto-Flight DTOF board



Critical Design Review


2002 November 20,21,22

	Title DigTOF FM - STEREO IMPACTSIT FM - Top Sheet		IDA IU Braunschweig
	File: A3 Number: IDA0208	Revision: FM 1.0	Christian Dierker

STEREO IMPACT


Critical Design Review
2002 November 20,21,22

Schematic of
DToF board
2 of 5




Critical Design Review

2002 November 20,21,22

	Title DigTOF FM - STEREO IMPACT/STI - TDC		IDA TU Braunschweig
	Size: A3 Number: IDA0208	Revision: FM 1.0	Christian Dierker

Schematic of
DigTOF board
4 of 5



Critical Design Review


2002 November 20,21,22

41

The schematic diagram illustrates the internal circuitry of the DigTOF FM-Stereo Impact/SIT-Latching Protection. It features several integrated circuits (ICs) including LME89, 74ACT00, 74ACT01, 74ACT02, 74ACT03, 74ACT04, 74ACT05, 74ACT06, 74ACT07, 74ACT08, 74ACT09, 74ACT10, 74ACT11, 74ACT12, 74ACT13, 74ACT14, 74ACT15, 74ACT16, 74ACT17, 74ACT18, 74ACT19, 74ACT20, 74ACT21, 74ACT22, 74ACT23, 74ACT24, 74ACT25, 74ACT26, 74ACT27, 74ACT28, 74ACT29, 74ACT30, 74ACT31, 74ACT32, 74ACT33, 74ACT34, 74ACT35, 74ACT36, 74ACT37, 74ACT38, 74ACT39, 74ACT40, 74ACT41, 74ACT42, 74ACT43, 74ACT44, 74ACT45, 74ACT46, 74ACT47, 74ACT48, 74ACT49, 74ACT50, 74ACT51, 74ACT52, 74ACT53, 74ACT54, 74ACT55, 74ACT56, 74ACT57, 74ACT58, 74ACT59, 74ACT60, 74ACT61, 74ACT62, 74ACT63, 74ACT64, 74ACT65, 74ACT66, 74ACT67, 74ACT68, 74ACT69, 74ACT70, 74ACT71, 74ACT72, 74ACT73, 74ACT74, 74ACT75, 74ACT76, 74ACT77, 74ACT78, 74ACT79, 74ACT80, 74ACT81, 74ACT82, 74ACT83, 74ACT84, 74ACT85, 74ACT86, 74ACT87, 74ACT88, 74ACT89, 74ACT90, 74ACT91, 74ACT92, 74ACT93, 74ACT94, 74ACT95, 74ACT96, 74ACT97, 74ACT98, 74ACT99, 74ACT100.

Legend:

- VCC
- GND
- LME89
- U1E
- U1F
- U1G
- U1H
- U1I
- U1J
- U1K
- U1L
- U1M
- U1N
- U1O
- U1P
- U1Q
- U1R
- U1S
- U1T
- U1U
- U1V
- U1W
- U1X
- U1Y
- U1Z
- U2A
- U2B
- U2C
- U2D
- U2E
- U2F
- U2G
- U2H
- U2I
- U2J
- U2K
- U2L
- U2M
- U2N
- U2O
- U2P
- U2Q
- U2R
- U2S
- U2T
- U2U
- U2V
- U2W
- U2X
- U2Y
- U2Z
- U3A
- U3B
- U3C
- U3D
- U3E
- U3F
- U3G
- U3H
- U3I
- U3J
- U3K
- U3L
- U3M
- U3N
- U3O
- U3P
- U3Q
- U3R
- U3S
- U3T
- U3U
- U3V
- U3W
- U3X
- U3Y
- U3Z
- U4A
- U4B
- U4C
- U4D
- U4E
- U4F
- U4G
- U4H
- U4I
- U4J
- U4K
- U4L
- U4M
- U4N
- U4O
- U4P
- U4Q
- U4R
- U4S
- U4T
- U4U
- U4V
- U4W
- U4X
- U4Y
- U4Z
- U5A
- U5B
- U5C
- U5D
- U5E
- U5F
- U5G
- U5H
- U5I
- U5J
- U5K
- U5L
- U5M
- U5N
- U5O
- U5P
- U5Q
- U5R
- U5S
- U5T
- U5U
- U5V
- U5W
- U5X
- U5Y
- U5Z
- U6A
- U6B
- U6C
- U6D
- U6E
- U6F
- U6G
- U6H
- U6I
- U6J
- U6K
- U6L
- U6M
- U6N
- U6O
- U6P
- U6Q
- U6R
- U6S
- U6T
- U6U
- U6V
- U6W
- U6X
- U6Y
- U6Z
- U7A
- U7B
- U7C
- U7D
- U7E
- U7F
- U7G
- U7H
- U7I
- U7J
- U7K
- U7L
- U7M
- U7N
- U7O
- U7P
- U7Q
- U7R
- U7S
- U7T
- U7U
- U7V
- U7W
- U7X
- U7Y
- U7Z
- U8A
- U8B
- U8C
- U8D
- U8E
- U8F
- U8G
- U8H
- U8I
- U8J
- U8K
- U8L
- U8M
- U8N
- U8O
- U8P
- U8Q
- U8R
- U8S
- U8T
- U8U
- U8V
- U8W
- U8X
- U8Y
- U8Z
- U9A
- U9B
- U9C
- U9D
- U9E
- U9F
- U9G
- U9H
- U9I
- U9J
- U9K
- U9L
- U9M
- U9N
- U9O
- U9P
- U9Q
- U9R
- U9S
- U9T
- U9U
- U9V
- U9W
- U9X
- U9Y
- U9Z
- U10A
- U10B
- U10C
- U10D
- U10E
- U10F
- U10G
- U10H
- U10I
- U10J
- U10K
- U10L
- U10M
- U10N
- U10O
- U10P
- U10Q
- U10R
- U10S
- U10T
- U10U
- U10V
- U10W
- U10X
- U10Y
- U10Z
- U11A
- U11B
- U11C
- U11D
- U11E
- U11F
- U11G
- U11H
- U11I
- U11J
- U11K
- U11L
- U11M
- U11N
- U11O
- U11P
- U11Q
- U11R
- U11S
- U11T
- U11U
- U11V
- U11W
- U11X
- U11Y
- U11Z
- U12A
- U12B
- U12C
- U12D
- U12E
- U12F
- U12G
- U12H
- U12I
- U12J
- U12K
- U12L
- U12M
- U12N
- U12O
- U12P
- U12Q
- U12R
- U12S
- U12T
- U12U
- U12V
- U12W
- U12X
- U12Y
- U12Z
- U13A
- U13B
- U13C
- U13D
- U13E
- U13F
- U13G
- U13H
- U13I
- U13J
- U13K
- U13L
- U13M
- U13N
- U13O
- U13P
- U13Q
- U13R
- U13S
- U13T
- U13U
- U13V
- U13W
- U13X
- U13Y
- U13Z
- U14A
- U14B
- U14C
- U14D
- U14E
- U14F
- U14G
- U14H
- U14I
- U14J
- U14K
- U14L
- U14M
- U14N
- U14O
- U14P
- U14Q
- U14



STEREO/IMPACT/SIT/
ATOF and DTOF Board FM #1
05.08.2002
MPAE/IDA

ELECTRONICS BOX ELECTRONICS STATUS - cont.

- **LOGIC Board**
 - **Front-End Logic**
 - breadboarded at UMd using Xilinx prototyping boards
 - implemented on Actel at GSFC
 - ETU to be built at UMd
 - **MISC**
 - Same as HET MISC
 - implemented in Actel at GSFC and under test there
 - will be put on same Actel as front-end logic
 - **Flight S/W**
 - based on HET
 - under development at GSFC
 - **Housekeeping**

Block Diagram of Logic Board








Photo of Breadboard Front-End Logic



Prototype Front-End Logic Board – in Progress



Schematic of Heater Control



SCHEMATIC, HEATER SWITCH CIRCUIT
8/29/2002

ELECTRONICS BOX ELECTRONICS STATUS - cont.

- **Mother Board**
 - size and shape defined
 - Connectors defined
 - not yet laid out

GSE STATUS

- **Electronic GSE**
 - GSE LVPS - built and tested
 - Test Pulser - in design
 - Instrument-Level Test S/W
 - will use same system as HET
 - in development at GSFC
- **Mechanical GSE**
 - Shake fixture - not yet implemented
 - Carrying case - not yet implemented

STATUS SUMMARY and REMAINING TASKS

- **ELECTRONICS**
 - Energy – assemble/test ETU
 - TOF – ready
 - Logic
 - Finish test of ETU front end logic
 - Integrate front-end logic with MISC and layout and test
 - Complete HK and Command DAC design
 - HVPS – revise ETU based on current test results and retest
 - Motherboard – layout
- **MECHANICAL**
 - Finalize telescope housing design, sunshade and acoustic cover
 - Finalize HVPS box design
 - Finalize electronics box design
- **GSE – build Test Pulser**

PARTS/MATERIALS STATUS

- **Detector Elements**
 - SSDs - on order 6/02, expected 11/02
 - MCPs - on order 9/02, expected 1/03
 - foils – meshes in house, foils to be ordered 12/02
- **Parts Lists**

Parts lists exist for:


 - Energy
 - TOF
 - HVPS

Partial list exists for:


 - Logic board

PERFORMANCE TESTING – at UMd

- **Environment Test**
 - **Prototype Energy System**
 - thermal (-40 to +50C)
 - voltage margin (+/- 10%)
 - **Proto-flight TOF**
 - thermal
 - voltage margin
- **Functional Test**
 - **Bench Calibration of prototype energy and TOF systems**
 - **alpha Test with prototype telescope, energy and TOF systems**






SIT PROTOTYPE TESTING - Bench Calibration




SIT PROTOTYPE TESTING - alpha test

STEREO/SIT Prototype-Alpha Run





SIT PROTOTYPE TESTING – HVPS Testing (in Progress)



SIT PROTOTYPE TESTING – Logic testing (in Progress)


IMPACT TOP RISKS

No.	Risk Item	Score	Mitigation	Mitigation Schedule						
				PDR	EM Test	CDR	Sub-system Test	System Test	Env test	Early Orbit Test
UCB_5	IMPACT boom is a new design. Failure could affect Imager pointing requirements as well as boom-mounted instruments.	MEDIUM	Design for reliability. Early prototype testing. Adequate force margins.	MEDIUM	MEDIUM	MEDIUM	MEDIUM	MEDIUM	MEDIUM	LOW
UCB_4	The IDPU is a single point failure mechanism for the IMPACT suite and PLASTIC	MEDIUM	IDPU is a simple, reliable system. Extra attention will be paid to ensuring its reliability, minimizing the risk of fault propagation. Early prototype testing	MEDIUM	MEDIUM	MEDIUM	MEDIUM	MEDIUM	MEDIUM	MEDIUM
UCB_23	Non-standard parts qualification failure could impact delivery schedule	MEDIUM	Early parts selection and screening	MEDIUM	MEDIUM	MEDIUM	LOW	LOW	LOW	LOW
UCB_27	Actel timing differences between flight & ETU parts may cause failures late in testing impacting delivery schedule	MEDIUM	Do FM Thermal Vac early to allow time for finding and fixing timing problems; for designs on the critical path, consider installing a flight Actel in the ETU & thermal cycle.	MEDIUM	MEDIUM	MEDIUM	MEDIUM	LOW	LOW	LOW
UCB_11	Stringent EMI requirements may delay schedule if testing fails	MEDIUM	Careful design, ETU power converter testing, early system testing	MEDIUM	MEDIUM	MEDIUM	MEDIUM	LOW	LOW	LOW
UCB_28	Thermal limitations of detectors result in a low bakeout temperature which might require a very long bakeout impacting delivery schedule	MEDIUM	Bakeout subsystems prior to detector integration to reduce time of instrument-level bakeout; early bakeout	MEDIUM	MEDIUM	MEDIUM	MEDIUM	LOW	LOW	LOW
UCB_19	Concern about fragility of ITO surfaces required to meet ESC requirements; failure will impact SWEA science	MEDIUM	Replace ITO with more robust solution where possible; test ITO surfaces during I&T and replace when required	MEDIUM	MEDIUM	MEDIUM	MEDIUM	MEDIUM	MEDIUM	LOW
UCB_10	Complex Interlocking IMPACT schedule increases risk of late delivery to spacecraft	MEDIUM	Detailed fully integrated schedule developed and maintained with Project support. Monthly tracking of status.	MEDIUM	MEDIUM	MEDIUM	MEDIUM	LOW	LOW	LOW
UCB_21	PHASIC Custom VLSI used in SEP may has schedule and cost risk	LOW	Early development to prove design; use Amptek in place of VLSI in SIT (still use VLSI in HET, LET); first run looks good, but a second run will be required	MEDIUM	LOW	LOW	LOW	LOW	LOW	LOW
UCB_18	LET Detectors from a new manufacturer	LOW	Backup L1 detectors; low risk, meet requirements; Decision point 1/2003	MEDIUM	LOW	LOW	LOW	LOW	LOW	LOW

RISKS – Impact on SIT

- **UCB-13 IMPACT Team is Thin**
 - One engineer at UMd for SIT
- **UCB-21 – Custom Hybrid use on SEP**
 - SIT has migrated away from using the custom hybrid and is using an Amptek based design instead. (Special circumstances of SIT make this possible)
- **UCB-1 – ITAR Restrictions limit communication**
 - We have active collaboration with MPAe but ITAR issues have been resolved with help from GSFC office.

MANUFACTURING PLAN



SIT Verification Matrix

			Verification Matrix for STEREO/IMPACT/SEP/SIT																		Revision Date: 2002/11/8			
																					Revision Number: 2			
Hardware Description		Tests																						
Level of Assembly	Item	Vacuum	Alphas	Elect. test, rm. Temp	Bench Calibration	Elect. Test, hot	Elect. Test, cold	Vibration, Sinusoidal	Vibration, Random	Self Shock	Acoustics	Thermal Vacuum	Voltage margins	Thermal cycle	Thermal balance	Life Test	EMC/EMI	Magnetics	Beam Calibration	Bakeout	Contamination	Comments		
			X									X												
											X													
		X	X				X	X					X							X				
					X		X	X						X							X			
					X		X	X						X										
					X		X	X						X							X			
					X																X			
																				X				
		I	Instrument W/O Telescope																		X			
		I	Instrument, PF	X	X	X	X	X	X	X	X		X	X	X	X	X	H	X	X	X		X	Protoflight levels
I	Instrument, F	X	X	X	X	X	X	X	X		X	X	X		X	H	X	X	X	X	Acceptance levels			
Legend:																								
Level of Assembly		Unit Type										X = Test required												
												A = Analysis												
C = Component		BB Breadboard										H = at a higher level												
I = Instrument		EM Engineering Model																						
		PT Prototype																						
		PF Protoflight																						
		F = Flight																						

Critical Design Review

2002 November 20,21,22



SCHEDULE HIGHLIGHTS

- **Electronics Fabrication/test** **now thru 6/03**
- **Flight Housings Design/Fab** **now thru 6/03**
- **Flight Telescope Design/Fab** **now thru 6/03**
- **ETU test at Caltech** **5/03**
- **FM1 SIT Integration** **6/03**
- **FM1 Debug/Functional Test** **6/03 - 10/03**
- **FM2 SIT Integration** **10/03**
- **FM2 Debug/Functional Test** **10/02 - 12/03**
- **Conformal Coat** **12/03**
- **Bakeout** **12/03**
- **Vibration Test** **12/03**
- **Delivery to Caltech** **1/04**

TRANSPORTATION

- **Instrument Level**
 - Carrying case - shock mount, cleanliness
 - hand carry (haven't done this since 9/11/01, problems?)
 - Purge not required during transport at instrument level
 - no other known concerns
- **Suite Level**
- **S/C Level**

OPEN ISSUES/CONCERNS