

STEREO IMPACT POWER SUPPLIES

Peter Berg, UC Berkeley Space Sciences Lab,
pcb@ssl.berkeley.edu, (510) 643-9443

SPECIFICATION EXTRACT

Voltage	IDPU	mA	WATTS	SURGE	CAPACITANCE
12.8		15	0.19	1.28 Watts	
-12.8		100	0.19		
	trimmable +50 to +140	0			
5		15	0.08		
-5		15	0.08		
5		600	3.00	3.50 Watts	
	SURGE	700			
	2.5	40	0.10		
			3.63 Watts	8.41 Watts w/ surge	

Voltage	SWEA	mA	WATTS	SURGE	CAPACITANCE
	trimmable +50 to +140	0			
+28		13	0.36		
+12		10	0.12		
	SURGE	100		1.20 Watts	
-12		8	0.10		
+5		12	0.06		
-5		12	0.06		
5		20	0.10		
	2.5	40	0.10		
			0.90 Watts	2.10 Watts w/ surge	

Voltage	PLASTIC	mA	WATTS	SURGE	CAPACITANCE
+12		414	4.97		25uF
-12		164	1.97		20uF
-5		170	0.85		20uF
+5		731	3.66		30uF
	2.5	105	0.26		25uF
			11.70 Watts	(includes test port)	

Voltage	SEP	mA	Watts	Capacitance
		31	0.00	
+13.0		13.4	0.40	
-13.0		175	0.17	
+6.0		11	1.05	
-6.0		108	0.07	
-5.2		12	0.56	
5.1		189	0.06	
	3.4	66	0.64	
	2.6	10	0.17	
2.6		10	0.03	
5.3		12	0.06	
5.6		72	0.40	
-5.1		0.5	0.00	
2.6		10	0.03	
5.3		12	0.06	
5.6		72	0.40	
-5.1		0.5	0.00	
			4.12 Watts	

CONTROLLING DOCUMENTS


- IMPACT/PLASTIC Power Converter Requirements
- Performance Assurance Implementation Plan
- STEREO EMC Control Plan and EMI Performance Requirements Specification, 7381-9030

MASS AND POWER ESTIMATES


				IDPU	SIT HV	SEP	SWEA	PLASTIC
MASS EXTMATE, gm				400	330	480	350	200
POWER ESTIMATE, Watts incl surge				12	1	5.7	3	16.7

STEREO IMPACT HVPS (SIT)



STEREO SIT HVPS ETU




HVPS MULTIPLIER STACK




SIT HVPS ETU TEST DATA




HIGH VOLTAGE MANUFACTURING FLOW





HIGH VOLTAGE MANUFACTURING FLOW




HIGH VOLTAGE MANUFACTURING FLOW




LOW VOLTAGE FLIGHT MANUFACTURING FLOW




INTERFACES



SWEA



SIT HVPS



IDPU

STEREO IMPACT

SEP

Critical Design Review
2002 November 20,21,22

J12 A, LVPS OUTPUT


J1, SEP INPUT

J12 B, LVPS OUTPUT


PT-NS ANA RTN	1 Spare	1 LET PWR RTN
PT-NS ANA RTN	2 +28V MAIN/OP HTR	26 LET PWR RTN
PT-NS +5.6A	3 +28V MAIN/OP HTR	2 LET +13A
PT-NS +5.6A	4 Spare	27 LET +13A
are	5 +28V SURV HTR	3 LET +6A
are	6 +28V SURV HTR	28 LET +6A
PT-NS DIG RTN	7 Spare	41 FT -6A
PT-NS DIG RTN	8 CHASSIS	29 LET -6A
PT-NS +2.6D	9 Spare	5 LET -13A
PT-NS +2.6D	10 +28V MAIN/OP HTR RTN	30 LET -13A
PT-NS +5.3D	11 +28V MAIN/OP HTR RTN	6 LET +2.6D
PT-NS +5.3D	12 Spare	31 LET +2.6D
PT-NS SEP STAR	13 +28V SURV HTR RTN	7 LET +3.4D
PT-NS SEP STAR	14 +28V SURV HTR RTN	32 LET +3.4D
PT-E ANA RTN	15 PWR HRNS SHLD	8 LET +5.1D
PT-E ANA RTN		33 LET +5.1D
PT-E +5.6A		9 CENTRAL ANA RTN
PT-E +5.6A		34 CENTRAL ANA RTN
are		10 CENTRAL +13A
are		35 CENTRAL +13A
PT-E DIG RTN		11 CENTRAL +6A
PT-E DIG RTN		36 CENTRAL +6A
PT-E +2.6D		12 CENTRAL -6A
PT-E +2.6D		37 CENTRAL -6A
PT-E +5.3D		13 CENTRAL -13A
PT-E +5.3D		38 CENTRAL -13A
PT-E SEP STAR		14 CENTRAL DIG RTN
PT-E SEP STAR		39 CENTRAL DIG RTN
T PWR RTN		15 CENTRAL +2.6D
T PWR RTN		40 CENTRAL +2.6D
T +13A		16 CENTRAL +3.4D
T +13A		41 CENTRAL +3.4D
T +6A		17 CENTRAL +5.1D

49 SIT +6A		42 CENTRAL +5.1D
18 SIT +5A RTN		18 BIAS RTN
50 SIT +5A RTN		43 BIAS RTN
19 SIT -6A		19 LVPS TEMP SENSOR
51 SIT -6A		44 +28V OP HTR
20 SIT -13A		20 +28V OP HTR
52 SIT -13A		45 +28V OP HTR RTN
21 SIT -5.2D		21 +28V OP HTR RTN
53 SIT -5.2D		46 +28V SURV HTR
22 SIT +2.6D		22 +28V SURV HTR
54 SIT +2.6D		47 +28V SURV HTR RTN
23 SIT +3.4D		23 +28V SURV HTR RTN
55 SIT +3.4D		48 Spare
24 SIT +5.1D		24 Spare
56 SIT +5.1D		49 Spare
25 HET PWR RTN		25 Spare
57 HET PWR RTN		50 Spare
26 HET +13A		51 Spare
58 HET +13A		
27 HET +6A		
59 HET +6A		
28 HET -6A		
60 HET -6A		
29 HET -13A		
61 HET -13A		
30 HET +2.6D		
62 HET +2.6D		
31 HET +3.4D		
63 HET +3.4D		
32 HET +5.1D		
64 HET +5.1D		
65 Spare		


IDPU LVPS BLOCK DIAGRAM




SEP LVPS BLOCK DIAGRAM




SWEA LVPS BLOCK DIAGRAM



PLASTIC LVPS BLOCK DIAGRAM



HIGH VOLTAGE MANUFACTURING FLOW



SCHEMATICS

Critical Design Review

2002 November 20,21,22




Critical Design Review

2002 November 20,21,22



Critical Design Review

2002 November 20,21,22



Critical Design Review

2002 November 20,21,22




Critical Design Review

2002 November 20,21,22




IDPU LVPS





Critical Design Review

2002 November 20,21,22



PLASTIC



[illegible]

STATUS

SIT HV ETU BUILT AND DELIVERED

IDPU LVPS BOX FABRICATED, ETU IN TEST

SCHEMATICS MOSTLY COMPLETE

PEER REVIEW RFAs

IMPACT UCB LVPS/HVPS Review CLOSURE STATUS (8/9/02)

Action No.	Action Item TITLE	ORIGINATOR	RESPONSE STATUS	DATE CLOSED
1	HVPS Temperature test	Brian King	TBDone	
2	SIT HVPS Grounding	Shane Hynes	TBDone	
3	Potting material	Harry Culver	Submitted	
4	Capacitive load testing	Harry Culver	Submitted	
5	LVPS Soft Start	Shane Hynes	Submitted	
6	LVPS Input Voltage Testing	Harry Culver	Submitted	
7	Oscillation Protection	Harry Culver	Done	
8	Loss of synchronization circuitry	Harry Culver	Designed	
9	Survival of 40V	Harry Culver	Designed	
10	IDPU LVPS Clarity	Harry Culver	Done	
11	Add grounding jumpers	Harry Culver	Designed	
12	Terminate shields	Harry Culver	Designed	
13	Add capacitor	Harry Culver	Done	
14	PLASTIC ripple requirements	Shane Hynes	Received	
15	Grounding requirement for PLASTIC LVPS	Ken Crocker	Submitted	

WHATS LEFT

SIT HV ETU – RESOLVE ETU TEST ISSUES

IDPU FINISH ETU TEST


**SIT, SEPT, PLASTIC → LAYOUT, BUILD
AND TEST ETUS**

VERIFICATION

PERFORM CE TESTS ON FINISHED ETUS

ETU DELIVERY SCHEDULE

- IDPU DEC 30, 2002**
- SEP JAN 30, 2003**
- SWEA, FEB 28, 2003**
- PLASTIC MAR 15, 2003**



KNOWN ISSUES

•SCHEDULE

REVISE PRIORITIES, ADD MANPOWER

•SIT HVPS

RESOLVE SPECIFICATIONS

RESOLVE CONSUMPTION VS SYNC

•PARTS ISSUES

LONG LEAD TIMES ON HV MOX RESISTORS

LTC1877 PWM METALIZATION